Marek Kropidłowski

Poznan University of Technology, Posen, Greater Poland Voivodeship, Poland

Are you Marek Kropidłowski?

Claim your profile

Publications (2)1.29 Total impact

  • [Show abstract] [Hide abstract]
    ABSTRACT: The paper presents expert tools which are elaborated on the basis of synthesis method of lossless nonreciprocal multiport circuits, composed of gyrators and capacitors. The algorithms are written in C++ and the tools compose a user friendly environment for design automation of filters, filter pairs and filter banks. It is possible to design in this environment not only classical structures like Butterworth, Chebyshev, and Cauer (elliptic) filters. The lossless nonreciprocal prototype circuit allows to design more complex filters, including allpass sections necessary to improve filter phase characteristics. However, the most important possibility is to design multiport circuits, especially in the case of not fully determined filter specifications. On each stage of the design process VHDL-AMS is used to describe the circuits. The obtained prototype gyrator-capacitor circuit can be implemented in OTA-C, SC (switched-capacitor) or SI (switched-current) techniques to realize the filter in CMOS technology. In the paper SI technique is used for layout generation of an image filter in order to illustrate the elaborated synthesis algorithms and tools.
    Expert Systems with Applications: An International Journal. 04/2014; 41(5):2211-2221.
  • Radek Rudnicki, Marek Kropidłowski, Andrzej Handkiewicz
    [Show abstract] [Hide abstract]
    ABSTRACT: The switched-current (SI) technique permits realizing analog discrete-time circuits in standard digital CMOS technology. A very important property of the analog part of a system on a chip is the possibility it offers for realizing some functions of a digital circuit, but with reduced power consumption. In this paper, a low power SI integrator is presented. It is shown that an integrator consuming a fraction of a milliwatt can be designed in 0.35µm CMOS technology with the use of narrow transistor channels, and with the channel length as a design parameter. The impact of the rise/fall time of the clock signal on the integrator operation is observed. It is shown that this effect can be reduced when the proper switch dimensions are taken for the integrator. Analysis and measurements of the integrator noise are presented. The integrator was built with equal size transistors, yielding less sensitivity to variations in production parameters. An experimental chip in 0.35µm CMOS technology was fabricated, and measurements are compared with results obtained during analysis and simulations. In order to verify the properties of the designed integrator experimentally, a first-order filter is built with the use of elementary cells on the chip. Copyright © 2008 John Wiley & Sons, Ltd.
    International Journal of Circuit Theory and Applications 12/2008; 38(5):471 - 486. · 1.29 Impact Factor

Publication Stats

2 Citations
1.29 Total Impact Points

Institutions

  • 2008
    • Poznan University of Technology
      • Chair of Computer Engineering
      Posen, Greater Poland Voivodeship, Poland