Publications (1)1.05 Total impact

  • Source
    M. Ravasi · M. Mattavelli · D.J. Mlynek · A. Buttar · S. Soudagar ·
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents some examples of architectures for the implementation of wavelet codecs. Compared to previous works, the novelty of the approach is based on a joint optimization of both the algorithmic and architectural features, according to the overall system hardware and software strategy. The results of the analysis, although general for the different considered architectures, allow specific optimization of system performance for both dedicated ASIC design and embedded software implementation based on available system resources, such as execution speed and cache performance, while minimizing power consumption
    IEEE Transactions on Consumer Electronics 09/1999; 45(3-45):794 - 803. DOI:10.1109/30.793608 · 1.05 Impact Factor