[show abstract]
[hide abstract]
ABSTRACT: Among current outstanding research problems in NoC Design, mapping application onto NoC is one of the core issues to be explored. In this paper, we propose two methods for mapping a pip elined flow chart onto mesh-based NoC system: Communication Length Concerned (CLC) method and Space Restricted (SR) method after a simple pre-process. The former significantly reduces the latency and energy consumption in inter-core communication while latter method provides a trade-off for run-time mapping based on the former one. Results show that, compared with normal mapping, the CLC method reduces about 43.3% and 28.6% in communication latency and energy consumption, respectively; while the SR method reduces about 37.6% communication latency and 24% energy consumption. The two methods discussed in this paper could be used as guidance for mapping pipeline flow charts on homogenous mesh-based NoC architectures.
Solid-State and Integrated Circuit Technology (ICSICT), 2010 10th IEEE International Conference on; 12/2010
