R. Alini,
G. Betti,
I. Bietti,
G. Bollati,
F. Brianti,
A. Dati,
M. Demicheli,
P. Gadducci,
S. Marchese,
E. Marconetti, [......],
G. Maguire,
M. Marrow,
S. McDonagh, F. O'Brien,
J. O'Brien,
N. O'hEarcain,
D. Reddy,
L. Fredrickson,
D. Stone,
L. Volz
[show abstract]
[hide abstract]
ABSTRACT: A fully integrated partial response maximum likelihood (PRML)
read/write IC with analog adaptive equalization operates up to 200
MSample/s. The chip implements both matched spectral null (MSN) trellis
and standard PR4 Viterbi detectors in the digital domain as well as
digital servo. The device is integrated in a mature 0.7-μm BiCMOS
technology, has a die size of 54 mm<sup>2</sup>, and dissipates 2 W with
MSN code or 1.5 W with PR4 code at 4.5-V supply and 200 MSample/s
IEEE Journal of Solid-State Circuits 12/1997; · 3.23 Impact Factor