-
[show abstract]
[hide abstract]
ABSTRACT: This paper presents an integrated asymmetric transceiver in 90nm CMOS technology for RFID reader. The proposed reader uses UHF transmitter to power up and inventory the tags. In the reverse link, a non-coherent Ultra-wide Band (UWB) receiver is deployed for data reception with high throughput and ranging capability. The transmitter delivers 160 kb/s ASK modulated data by an integrated modulator and a Digital Controlled Oscillator (DCO) in UHF band with 11% tuning range. The DCO consume 6 mW with 0.12 mm<sup>2</sup> area. On the other side, adopting two integration channels, the 3-5 GHz energy detection receiver supports maximum 33 Mb/s data rate both in OOK and PPM modulations. The receiver front-end provides 59 dB voltage gain and 8.5 dB noise figure (NF). Measurement results shows that the receiver achieves an input sensitivity of -79 dBm at 10 Mb/s, with power consumption of 15.5 mW.
ESSCIRC (ESSCIRC), 2011 Proceedings of the; 10/2011
-
[show abstract]
[hide abstract]
ABSTRACT: This paper presents an energy detection Impulse Radio Ultra-Wideband (IR-UWB) receiver for Radio Frequency Identification (RFID) and Wireless Sensor Networks (WSN) applications. An Application-Specific Integrated Circuit (ASIC) consisting of a 3-5 GHz analog front-end, a timing circuit and a high speed baseband controller is implemented in a 90 nm standard CMOS technology. A Field-Programmable Gate Array (FPGA) is employed as a reconfigurable back-end, enabling adaptive baseband algorithms and ranging estimations. The proposed architecture is featured by high flexibility that adopts a wide range of pulse rate (512 kHz-33 MHz), processing gain (0-18 dB), correlation schemes, synchronization algorithms, and modulation schemes (PPM/OOK). The receiver prototype was fabricated and measured. The power consumption of the ASIC is 16.3 mW at 1 V power supply, which promises a minimal energy consumption of 0.5 nJ/bit. The whole link is evaluated together with a UWB RFID tag. Bit error rate (BER) measurement displays a sensitivity of -79 dBm at 10 Mb/s with 10<sup>-3</sup> BER achieved by the proposed receiver, corresponding to an operation distance over 10 meters under the FCC regulation.
Circuits and Systems I: Regular Papers, IEEE Transactions on 08/2011; · 1.97 Impact Factor
-
[show abstract]
[hide abstract]
ABSTRACT: In this paper, the trade-off between device mismatch, quantization noise and device noise in successive approximation register analog to digital converter (SAR ADC) is investigated. An optimization method for designing area-constrained SAR ADC with highest possible energy efficiency for a given dynamic range (DR) is proposed. By taking device noise and process mismatch information into account, it is able to minimize power dissipations by reducing the size of the unit capacitor area without dynamic range degradation due to capacitor mismatch. As a case study, a low power 12 bits SAR ADC has been designed in 0.18 μm CMOS process, with 1-100 kHz sample rate.
Electronics, Circuits, and Systems (ICECS), 2010 17th IEEE International Conference on; 01/2011
-
International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil; 01/2011
-
IEEE Trans. on Circuits and Systems. 01/2011; 58-I:1470-1482.
-
[show abstract]
[hide abstract]
ABSTRACT: This paper presents an Intelligent Electrodes and Active Cable based wearable medical system. Within each Intelligent Electrode, an Application Specific Integrated Circuit (ASIC) is integrated which includes a gain-bandwidth selectable analog front-end circuit, an 8-bit SAR ADC and a digital controller. The key of the ASIC is the analog front-end circuit with tunable gain and bandwidth which can be configured for Electrocardiogram (ECG), Electroencephalogram (EEG) or Electromyogram (EMG) measurement. Common mode interference is effectively rejected due to the circuit's high Common Mode Rejection Ratio (CMRR), which is higher than 135 dB up to 100 Hz and better than 110dB up to 1 kHz. Since a dedicated data transmission protocol is implemented on chip, the Intelligent Electrodes can establish a self-organized network and perform synchronous measurements for multiple bio-signals.
Applied Sciences in Biomedical and Communication Technologies (ISABEL), 2010 3rd International Symposium on; 12/2010
-
Annual IEEE International SoC Conference, SoCC 2010, September 27-29, 2010, Las Vegas, NV, USA, Proceedings; 01/2010