-
International Symposium on Low Power Electronics and Design, Redondo Beach, CA, USA; 07/2012
-
Proceedings of the 48th Design Automation Conference, DAC 2011, San Diego, California, USA, June 5-10, 2011; 01/2011
-
J. Parallel Distrib. Comput. 01/2011; 71:700-713.
-
Proceedings of the 25th International Conference on Supercomputing, 2011, Tucson, AZ, USA, May 31 - June 04, 2011; 01/2011
-
Proceedings of the 7th Conference on Computing Frontiers, 2010, Bertinoro, Italy, May 17-19, 2010; 01/2010
-
Tao Wang,
Qigang Wang,
Dong Liu,
Michael Liao,
Kevin Wang,
Lu Cao, Li Zhao,
Ravi R. Iyer,
Ramesh Illikkal,
John Du,
Liang Wang
International Conference on Networking, Architecture, and Storage, NAS 2009, 9-11 July 2009, Zhang Jia Jie, Hunan, China; 01/2009
-
SIGMETRICS Performance Evaluation Review. 01/2009; 37:89-90.
-
Article:
VM
Computer Networks. 01/2009; 53:2873-2887.
-
SIGARCH Computer Architecture News. 01/2008; 36:56-63.
-
IEEE Micro. 01/2007; 27:21-33.
-
IEEE Trans. Computers. 01/2007; 56:740-753.
-
High Performance Computing - HiPC 2007, 14th International Conference, Goa, India, December 18-21, 2007, Proceedings; 01/2007
-
IEEE Micro. 01/2006; 26:72-84.
-
High Performance Computing - HiPC 2006, 13th International Conference, Bangalore, India, December 18-21, 2006, Proceedings; 01/2006
-
Proceedings of the 2006 IEEE International Symposium on Workload Characterization, IISWC 2006, October 25-27, 2006, San Jose, California, USA; 01/2006
-
IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2005, March 20-22, 2005, Austin, Texas, USA, Proceedings; 01/2005
-
13th Annual IEEE Symposium on High Performance Interconnects (HOTIC 2005), 17-19 August 2005, Stanford, CA, USA; 01/2005
-
23rd International Conference on Computer Design (ICCD 2005), 2-5 October 2005, San Jose, CA, USA; 01/2005
-
Proceedings of the 2005 ACM/IEEE Symposium on Architecture for Networking and Communications Systems, ANCS 2005, Princeton, New Jersey, USA, October 16-18, 2005; 01/2005
-
[show abstract]
[hide abstract]
ABSTRACT: With rapid advancements in Ethernet technology, Ethernet speeds have increased by 10 fold, from 1 to 10Gbps, in a period of
2-3 years. This sudden increase in speeds has outpaced the rate at which processor and memory speeds have been increasing,
raising concerns that TCP/IP processing will not scale to these levels. As a result, applications running on commercial servers
will not be able to take advantage of the increased Ethernet bandwidth. This has led to a flurry of activity in the industry
and academia focused on finding ways to scale up TCP/IP processing to 10Gbps and beyond. In this paper, we propose a novel
technique called "Receive Side Coalescing" (RSC) that increases TCP/IP processing efficiencies significantly. RSC allows NICs
to identify packets that belong to same TCP/IP flow and coalesce them into a single large packet. As a result, TCP/IP stack
has to process fewer packets reducing per packet processing costs. NIC can do this coalescing of packets during interrupt
moderation time hence packet latency is not affected. We have collected packet traces and analyzed those to find out how much
coalescing is possible in different scenarios. Our analysis shows that about 50% reduction in number of packets is possible.
We have prototyped RSC on Windows and Linux to understand the benefits, and the results show that 2-7% of savings in CPU utilization
is possible at 1Gbps speeds. Projection models developed to estimate processing costs at 10Gbps show that RSC can save up
to 20% of the CPU.
KeywordsReceive Side Coalescing-RSC-TOE-TCP/IP acceleration-de-fragmentation-receive offload
01/1970: pages 289-300;
