Publications (3)0 Total impact
-
Article: Analysis and Design of On-sensor ECG Processors for Realtime Detection of Cardiac Anomalies Including VF, VT, and PVC.
Signal Processing Systems. 01/2011; 65:275-285. -
Conference Proceeding: Analysis and design of on-sensor ECG processors for realtime detection of VF, VT, and PVC
[show abstract] [hide abstract]
ABSTRACT: Cardiovascular disease remains the main cause of death, and great efforts are spent on the design of ECG body sensors these years. Essential components such as analog frontend and wireless transceivers have been integrated on a compact IC with micro-Watt power consumption. To provide timely warning against the fatal vascular signs, based on the Chaotic Phase Space Differential (CPSD) algorithm, on-sensor processors are implemented to detect the abnormal ECG for VF, VT and PVC. The on-sensor processing reduces 98.0% power of wireless data transmission for raw ECG signals. The application specific processor is designed to accelerate CPSD algorithm with 1.7μW power while the OpenRISC is integrated to provide the system flexibility. The architecture is realized on the FPGA platform to physically demonstrate the detection of the abnormal ECG signals in a real time.Signal Processing Systems (SIPS), 2010 IEEE Workshop on; 11/2010 -
Article: Analysis and design of on-sensor ECG processors for realtime detection of VF, VT, and PVC
[show abstract] [hide abstract]
ABSTRACT: Cardiovascular disease remains the main cause of death, and great efforts are spent on the design of ECG body sensors these years. Essential components such as analog frontend and wireless transceivers have been integrated on a compact IC with micro-Watt power consumption. To provide timely warning against the fatal vascular signs, based on the Chaotic Phase Space Differential (CPSD) algorithm, on-sensor processors are implemented to detect the abnormal ECG for VF, VT and PVC. The on-sensor processing reduces 98.0% power of wireless data transmission for raw ECG signals. The application specific processor is designed to accelerate CPSD algorithm with 1.7μW power while the OpenRISC is integrated to provide the system flexibility. The architecture is realized on the FPGA platform to physically demonstrate the detection of the abnormal ECG signals in a real time.
Institutions
-
2010
-
National Taiwan University
- Graduate Institute of Electronics Engineering
Taipei, Taipei, Taiwan
-