-
[show abstract]
[hide abstract]
ABSTRACT: The goal of this paper is to propose an FPGA using emerging non volatile technologies for its configuration memory. Studies on magnetic memories have already been carried out (Bruchon et al., 2006) but solid electrolyte and phase change memories are also good candidates for such type of application. Features of these technologies can provide some interesting characteristics to the FPGA such as short writing time with non volatile technology. A small structure (RSRAM) for remanent SRAM is used to convert information from these technologies into electrical information. This structure naturally provides some more features like partial and shadowed reconfiguration
2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), May 9-11, 2007, Porto Alegre, Brazil; 01/2007
-
Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays, FPGA 2006, Monterey, California, USA, February 22-24, 2006; 01/2006
-
Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2006, Montpellier, France, July 2006; 01/2006
-
2006 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006), 2-3 March 2006, Karlsruhe, Germany; 01/2006
-
Proceedings of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, FPGA 2005, Monterey, California, USA, February 20-22, 2005; 01/2005
-
19th International Parallel and Distributed Processing Symposium (IPDPS 2005), CD-ROM / Abstracts Proceedings, 4-8 April 2005, Denver, CO, USA; 01/2005
-
Proceedings of the 1st International Workshop on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2005, Montpellier, France, June 2005; 01/2005
-
Proceedings of the 1st International Workshop on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2005, Montpellier, France, June 2005; 01/2005
-
Technique et Science Informatiques. 01/2005; 24:725-755.
-
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005; 01/2005
-
Computer Systems: Architectures, Modeling, and Simulation, Third and Fourth International Workshops, SAMOS 2003 and SAMOS 2004, Samos, Greece, July 21-23, 2003 and July 19-21, 2004, Proceedings; 01/2004
-
Field Programmable Logic and Application, 13th International Conference, FPL 2003, Lisbon, Portugal, September 1-3, 2003, Proceedings; 01/2003
-
17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings; 01/2003
-
2002 Design, Automation and Test in Europe Conference and Exposition (DATE 2002), 4-8 March 2002, Paris, France; 01/2002
-
SOC Design Methodologies, IFIP TC10/WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on/Chip (VLSI-SOC'01), December 3-5, 2001, Montpellier, France; 01/2001
-
Field-Programmable Logic and Applications, 11th International Conference, FPL 2001, Belfast, Northern Ireland, UK, August 27-29, 2001, Proceedings; 01/2001
-
Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, 6th International Workshop on Field-Programmable Logic, FPL '96, Darmstadt, Germany, September 23-25, 1996, Proceedings; 01/1996
-
[show abstract]
[hide abstract]
ABSTRACT: L'avènement des réseaux de troisième génération, tels l'UMTS (Universal Mobile Télécommunication System) autorisera pour la première fois sur un réseau de téléphonie numérique mobile des bandes passantes importantes (jusqu'à 2 Mbit/s). Des services nouveaux, comme la diffusion de musique qualité CD, de vidéo ou encore la visioconférence deviendront envisageables. Les solutions architecturales actuelles retenues par les concepteurs de terminaux mobiles ne seront alors plus à même de répondre aux contraintes de plus en plus fortes, car aux impératifs actuels de coût, consommation viendront s'ajouter ceux de puissance de traitement. Une architecture dynamiquement reconfigurable vouée à répondre à ces contraintes est proposée et détaillée; ainsi que des résultats comparatifs sur un algorithme de visioconférence implémenté sur différentes architectures est également exposé.
18° Colloque sur le traitement du signal et des images, 2001 ; p. 625-628.