Xiao Peng Yu

Zhejiang University, Hangzhou, Zhejiang Sheng, China

Are you Xiao Peng Yu?

Claim your profile

Publications (12)12.84 Total impact

  • [Show abstract] [Hide abstract]
    ABSTRACT: This letter presents a 23.6-GHz rotary traveling-wave oscillator (RTWO) based on composite right-/left-handed (CRLH) transmission lines. Thanks to the additional design freedom in oscillating frequency offered by CRLH transmission lines, this oscillator becomes more area-efficient by reducing the size of series distributed signal line and eliminating the need of extra drain bias without any trade-off compared with conventional designs. This oscillator is implemented using a standard 0.18- μm CMOS process. Measurement data shows the oscillator provides an oscillating frequency of 23.6-GHz with an output power of -3.6-dBm while the phase noise is -105-dBc/Hz at 1-MHz offset. The test chip, without output buffers, draws 39-mA from a 1.8-V supply. The core circuit area is only 0.36-mm2 while the test chip occupies an area of 0.8-mm 2 in adding the pads for measurement.
    IEEE Microwave and Wireless Components Letters 01/2013; 23(10):560-562. · 1.78 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A compact self-biased wideband low noise amplifier (LNA) is realized in Global Foundries 65 nm CMOS technology. Wideband input matching characteristic is achieved by placing a series gate inductor and a parallel tuning capacitor in the resistive-feedback network. Combined with the inductive-series peaking technique which further extends the bandwidth, the proposed cascaded three-stage resistive-feedback amplifier obtains a large operating bandwidth which is comparable with the distributed amplifier. Measurement shows that the proposed amplifier achieves a power gain of 10±1.5 dB with I/O return losses better than 8 dB and noise figure ranging from 4.5 to 6.8 dB between 2.1-39 GHz. The maximum output P1dB and input third-order intercept (IIP3) are -6.5 dBm and -5.7 dBm, respectively. The fabricated LNA occupies a silicon area of 0.16 mm2 including all testing pads and draws 17 mA from a 1.5 V power supply.
    IEEE Microwave and Wireless Components Letters 01/2013; 23(12):662-664. · 1.78 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, key design considerations in self-demodulators at millimeter wave range for short-range software-defined transceivers are presented. Oscillator-less demodulators are used to achieve a wide operating range with low power consumption. The proposed demodulator, featured with a new single-input differential-output low noise amplifier and implemented in 0.18- μm SiGe BiCMOS technology, is able to demodulate Gb/s data signal with a minimum sensitivity of -43 dBm from a carrier frequency of 40-60 GHz, while consuming 12 mW from a 1.5 V supply.
    Emerging and Selected Topics in Circuits and Systems, IEEE Journal on. 01/2013; 3(4):521-530.
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, the trade-off related to bandwidth of high-speed common-mode logic frequency divider is analyzed in detail. A method to optimize the operating frequency, band-width as well as power consumption is proposed. This method is based on bipolar device characteristics, whereby a negative resistance model can be used to estimate the optimal normalized upper frequency and lower frequency of frequency dividers under different conditions, which is conventionally ignored in literatures. This method provides a simple but efficient procedure in designing high performance frequency dividers for different applications. To verify the proposed method, a static divide-by-2 at millimeter wave ranges is implemented in 180 nm SiGe technology. Measurement results of the divider demonstrate significant improvement in the figure of merit as compared with literatures.
    Journal of Semiconductor Technology and Science 03/2012; 12(1):107-116. · 0.58 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A 54.6 GHz divide-by-3 injection locked frequency divider with low power consumption is presented. A resistive feedback is implemented to achieve a stable dc input and higher injection efficiency. Compared with the conventional design, it exhibits a better supply voltage rejection and wider locking range while a small silicon area is maintained. Fabricated in a TSMC 65 nm bulk CMOS process, this divider operates from 48.8 to 54.6 GHz and consumes 3 mW from a 0.9 V supply.
    IEEE Microwave and Wireless Components Letters 10/2009; · 1.78 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A divide-by-31/32 phase switching prescaler with a simple divide-by-4 multi-phase ring counter is presented. By using this divide-by-4 unit, a low power consumption is obtained while a wide range operation is maintained. Fabricated with a standard 0.18μm CMOS technology, the prescaler can work properly from 1.8 to 3.1GHz with a maximum current dissipation of 1.3mA from a 1.8V supply voltage. It can cover most of wireless communication standards in 1.8/1.9GHz and 2.4GHz bands.
    Analog Integrated Circuits and Signal Processing 08/2008; 56(3):245-249. · 0.55 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents an exact method for the loop parameters’ calculation. The noise transfer functions of PLL based synthesizers are derived in the z-domain analysis. Through the comparison of the s-domain model with the z-domain model, we show that the noise peak from inherent sampling behaviors always exists in the loop, and the loop filter with the wide loop bandwidth doesn’t suppress it. Such a noise peak causes instability to the system. A stability limit of the wide loop bandwidth frequency synthesizer is extracted by the behavioral simulation using the z-domain model, which depends on the phase margin and the ratio between the reference frequency and the loop bandwidth.
    Analog Integrated Circuits and Signal Processing 08/2007; 52(3):89-97. · 0.55 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: In this letter, the sub-1 V low power, wide range operation of an injection-locked frequency divider with a common-gate configuration is presented. The performances in terms of locking range and power consumption have been improved in the sub-1 V low supply voltage. Two set of prototypes, performing divide-by-2 and divide-by-3, have been fabricated in CSM 0.18 mum CMOS process to verify the proposed designs. In the proposed units, a locking range of 40% has been achieved with a power consumption of 0.24 mW in the 0.8 V supply voltage. The operating range of 2.2 GHz to 5.2 GHz has been achieved with a power consumption of 1.1 mW for a 1.5 V supply voltage.
    IEEE Microwave and Wireless Components Letters 08/2007; · 1.78 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A phase switching prescaler based on odd phase signals is proposed. This technique makes it possible to use the ultra-low power single-ended injection locked frequency divider (ILFD) with an odd division ratio in the dual-modulus prescaler design. A divide-by-23/24 dual-modulus prescaler is proposed based on an ultra-low power divide-by-3 ILFD. In the 2.4 GHz band, its power consumption is only 1 mW with a 1.5 V supply voltage. It is also capable of operating with a frequency up to 5.2 GHz with 1.8 V supply voltage.
    Microwave Symposium, 2007. IEEE/MTT-S International; 07/2007
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The power consumption and operating frequency of the extended true single-phase clock (E-TSPC)-based frequency divider is investigated. The short-circuit power and the switching power in the E-TSPC-based divider are calculated and simulated. A low-power divide-by-2/3 unit of a prescaler is proposed and implemented using a CMOS technology. Compared with the existing design, a 25% reduction of power consumption is achieved. A divide-by-8/9 dual-modulus prescaler implemented with this divide-by-2/3 unit using a 0.18-mum CMOS process is capable of operating up to 4 GHz with a low-power consumption. The prescaler is implemented in low-power high-resolution frequency dividers for wireless local area network applications
    IEEE Transactions on Microwave Theory and Techniques 12/2006; · 2.23 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A dual band, fully integrated, low phase-noise and low-power LC voltage-controlled oscillator (VCO) operating at the 2.4-GHz industrial scientific and medical band and 5.15-GHz unlicensed national information infrastructure band has been demonstrated in an 0.18-μm CMOS process. At 1.8-V power supply voltage, the power dissipation is only 5.4mW for a 2.4-GHz band and 8mW for a 5.15-GHz band. The proposed VCO features phase-noise of -135dBc/Hz at 3-MHz offset frequency away from the carrier frequency of 2.74GHz and -126dBc/Hz at 3-MHz offset frequency away from 5.49GHz. The oscillator is tuned from 2.2 to 2.85GHz in the low band (2.4-GHz band) and from 4.4 to 5.7GHz in the high band (5.15-GHz band).
    IEEE Microwave and Wireless Components Letters 05/2006; · 1.78 Impact Factor