-
[show abstract]
[hide abstract]
ABSTRACT: Understanding the contribution of MOSFET parasitic elements on converter efficiency is a vital topic for MOSFET designers. Used simple excel sheets for efficiency calculation is not accurate and often give a mismatch that can not be explained. On the other hand, doing simulation analysis is good for explanation but not for design as it consumes a huge time that designers haven't. Therefore, this paper introduces an accurate mathematical model for explaining the contribution of MOSFETs parasitic elements over the converter efficiency. 4.6 MHz, 5-1.2 V, 6A module is implemented to prove the mathematical model by simulation and experiment.
Power Electronics Specialists Conference, 2008. PESC 2008. IEEE; 07/2008
-
[show abstract]
[hide abstract]
ABSTRACT: Modern design has demanding specifications for DC- DC power supplies. One of the main challenges is how to design a converter with small footprint and low output ripple. This paper proposes a simple and elegant technique for decreasing the total inductance in series with the output capacitor as it is mounted on the PCB. A novel model for PCB with vias is introduced, and simulation results show the advantage of using vias in the layout. Lastly, experimental results have verified analysis and simulation.
Applied Power Electronics Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual IEEE; 03/2008
-
[show abstract]
[hide abstract]
ABSTRACT: Modern power applications are driving the demand for power supply systems with fast transient response. This requires high bandwidth in addition to a robust system. The latest technology allows designing very high switching frequency (in the MHz range) DC-DC converters using ceramic capacitors as an output filter. Using traditional linear control will limit the maximum achievable bandwidth, and using the recently proposed non-linear control circuits will make the control circuit more complex and not as robust. This paper introduces loop compensation circuit design methods suitable for DC-DC converters operating at high switching frequencies (FSW > 1MHz), which are higher than the output capacitor's resonant frequency (FR ¿ 1-2MHz). These developments are introduced in the context of the design and experimental evaluation of a 5 MHz DC-DC Buck converter. Special emphasis is placed on key design compensation circuits using the Error Amplifier as an active element in addition to the passive elements that are combined to present an improved novel active linear control scheme.
Applied Power Electronics Conference, APEC 2007 - Twenty Second Annual IEEE; 04/2007
