R. Delhougne

imec Belgium, Louvain, Flemish, Belgium

Are you R. Delhougne?

Claim your profile

Publications (35)43.4 Total impact

  • Source
    CS MANTECH, New Orleans, Louisiana, USA; 05/2013
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this article we use a novel method to assess the retention properties of a PCM line cell having a fast-growth chalcogenide material. We monitor the cell resistance during temperature-ramp experiments carried out after reset programming of the cells. The temperature-dependent resistance is modeled assuming the crystallization proceeds by the crystal growth of the amorphous/crystal interfacial front. The results show good reproducibility, excellent match with the measurements, and consistency with investigations using isothermal experiments. For a single temperature-ramp experiment this fast method allows the extraction of the activation energy for growth as well as the extrapolated temperature for 10 years retention lifetime. We use the method to investigate the influence of the length and thickness of the programmed amorphous mark on the retention lifetime. The results point to improved retention for thicker and longer amorphous marks, however the extrapolation of the results down to short marks suggests a limited reduction of the retention lifetime with the cell downscaling.Research highlights► We model the temperature-dependent resistance of a fast-growth phase-change cell. ► We obtain excellent match assuming crystal growth from the amorphous/crystal front. ► A single temperature ramp allows the extraction of retention characteristics. ► Using this method we predict a limited lifetime reduction with cell downscaling.
    Solid-State Electronics 04/2011; 58(1):17-22. DOI:10.1016/j.sse.2010.11.021 · 1.51 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: We have characterized the in-film stress and the mechanical constants of a growth-dominated phase-change SbTe-alloy, a material beneficially used in the line-cell phase change memory architecture. The influence of the thickness of the films (5-120 nm) and of the substrate used for its deposition (Si, SiO2 and SiC) was studied. The characterizations were carried out on both amorphous and crystalline films. The crystallization temperature was determined by the resistance changes as a function of the temperature. The mechanical characteristics of the films were measured by the wafer curvature method. We observed that the mechanical behavior of these films was strongly dependent on their thicknesses and on the substrate material. For the thinnest amorphous films, the in-film stress was highly compressive (with the largest compressive stress for films on SiC), while it tended to be very low (fully relaxed films) for films thicker than 20 nm. The amorphous films furthermore did not reveal any stress relaxation in time-dependent stress measurements. Therefore, it was not possible to quantify the viscosity of the SbTe-alloy. This result maybe related to a lower defect state in the very thin films used, or to a blocking of the defects by enhanced reactivity of these thin SbTe-alloy films with their surroundings, both resulting in the absence of relaxation in the amorphous state. Finally, the coefficients of thermal expansion (CTE) of the amorphous and crystalline SbTe-alloys were similar, 1–3×10−6 K−1. These values were comparable to the CTE's of the substrates, clearly indicating that for thin films the substrates dominate their thermal expansion behavior.
    MRS Online Proceeding Library 01/2011; 997. DOI:10.1557/PROC-0997-I12-06
  • MRS Online Proceeding Library 01/2011; 809. DOI:10.1557/PROC-809-B9.5.1/C9.5
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this letter, we propose a novel method for the extraction of the crystal-growth parameters as a function of temperature in a reset-programmed phase-change memory cell having fast-growth chalcogenide material. The activation energy for the growth of crystal front is obtained using a physics-based analytical simulation fitting a single temperature-ramp measurement. The fit relies on all data points of the ramp measurement, allowing fast and precise determination of the activation energy related to the retention loss of the memory cell.
    IEEE Electron Device Letters 12/2010; DOI:10.1109/LED.2010.2066953 · 3.02 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Junction leakage becomes more significant as metal-oxide-semiconductor (MOS) technologies scale down in bulk-silicon. In this work we quantify the four key elements to junction leakage generation through a combination of experiment and device simulation. These elements are: (i) ultra-shallow junction steepness, (ii) channel and pocket concentrations, (iii) junction curvature, and (iv) the presence of residual defects. We first characterize n+/p and p+/n diodes to quantify how changes in doping profiles affect reverse bias leakage. Diodes with end-of-range (EOR) silicon defects intentionally located in the junction depletion region are also characterized to quantify their contribution. This feeds into a device simulation study to gain insight in the experimental results and in the capabilities of available physical models. Thereafter simulation is used to predict leakage in future generation bulk-silicon MOS devices. In summary, band-to-band tunneling (BBT) due to aggressively scaled doping profiles and trap-assisted tunneling (TAT) due to the increased presence of defects make off-state low-standby-power leakage targets difficult to meet. With the increase of junction leakage from aggressively scaled ultra-shallow junctions, the assumption that the subthreshold leakage component dominates off-state current is no longer valid.
    Solid-State Electronics 03/2010; 54(3-3):243-251. DOI:10.1016/j.sse.2009.09.007 · 1.51 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this work we propose a novel method for fast and reliable evaluation of the retention properties of phase-change memory cells, based on the modeling of the temperature-ramp characteristics. Using this method we investigate the influence of the length and thickness of the amorphous mark on the retention lifetime. The results show that the degradation of the retention properties with the cell scaling is limited.
  • [Show abstract] [Hide abstract]
    ABSTRACT: We report on successful array level integration of a Phase Change Random Access Memory (PCRAM) with a narrow line of doped-Sb2Te phase change material, embedded in a standard 65nm CMOS process. Demonstrator cells can be reversibly reprogrammed between two well-defined resistance levels and correlate well with data achieved on megabit array level. The low process complexity, standard back-end temperature budget and ease of integration combined with the low voltage and current operation makes this line concept highly suitable for embedded PCRAM applications.
    Electron Devices Meeting, 1988. IEDM '88. Technical Digest., International 01/2010; DOI:10.1109/IEDM.2010.5703442
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, we investigate the effect of the reset-pulse parameters of a phase-change memory line cell on the electrical cell properties. By means of electrothermal finite-element simulations and measurements, the characteristics of the reset state (resistance after switching, threshold voltage, and stability of the state) are related to the physical parameters during reset switching (the temporal and spatial distribution of the temperature during switching, the evolution of the melting and molten phases, and the time that the line is molten). From a device point of view, we emphasize the following aspects: 1) Due to good thermal isolation, the line cell can be reset using a 5-ns short current pulse of limited amplitude; 2) longer pulsewidths allow lower reset current amplitudes due to the gradual heating of surrounding dielectric; 3) the reset resistance has no direct relation with the threshold voltage but is strongly related to the number of reset pulses applied to the cell; and 4) shorter pulsewidths allow extended endurance lifetimes.
    IEEE Transactions on Electron Devices 08/2009; 56(7-56):1499 - 1506. DOI:10.1109/TED.2009.2021444 · 2.36 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this brief, we studied the endurance properties of an integrated phase-change line cell. The different characteristics typically observed during the endurance lifetime are described. The monitoring of the switching parameters of the cell (reset current and threshold voltage) during endurance testing could be correlated with a gradual degradation of the reset switching. The following conclusions were drawn: 1) The reset-switching degradation is closely associated to both an increase of the minimum reset current and a decrease of the obtained reset and set resistances, pointing to material change; 2) the extent of the degradation strongly depends on the reset pulsewidth, and it was found to scale with tm <sup>3/2</sup>, tm being the melting time during reset pulse; however, higher reset currents did not quicken the onset of degradation; and 3) the tm <sup>3/2</sup> dependence together with polarity-dependent endurance tests suggests the contribution of an electrical-field-driven migration mechanism. Based on these insights, the extended endurance lifetime of more than 10<sup>10</sup> cycles could be demonstrated, using short reset pulses, which could be further increased by changing reset polarity before stuck-set failure.
    IEEE Transactions on Electron Devices 03/2009; 56(2-56):354 - 358. DOI:10.1109/TED.2008.2010568 · 2.36 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: For phase change random access memory applications, the scaling perspective of the 3 main programming parameters is essential. The programming time will largely determine the obtainable data rate. The required programming current will largely determine the transistor size and hence the obtainable memory density. Finally, the programming voltage should preferably not exceed the transistor driving voltage. In this paper, the scaling perspective for these 3 main programming parameters is investigated for doped Sb<sub>2</sub>Te PCRAM line cells.
    Non-Volatile Semiconductor Memory Workshop, 2008 and 2008 International Conference on Memory Technology and Design. NVSMW/ICMTD 2008. Joint; 06/2008
  • [Show abstract] [Hide abstract]
    ABSTRACT: The resistive-switching phase-change memory (PCM) is gaining increasing interest as a potential flash replacement, mainly due to scalability, faster writing and better endurance. PCM cells are typically programmed to the high- resistive amorphous state using a high current pulse (reset programming), and to the low-resistive crystalline state using a longer pulse of lower amplitude (set programming). The parameters considered to mainly control reset switching are the reset current I<sub>R</sub>, sufficiently high to reach the melt temperature T<sub>m</sub> of the PCM material, and the quench time t<sub>q</sub>, short enough to freeze-in the melt state. The optimization of these parameters, as demonstrated for Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>-based vertical cells in the literature (D. Mantagazza et al., 2006), (T. Nirschi et al., 2007), is thus a key to better control the switching of the cell. In the present work the influence of the pulse parameters on the reset state is investigated for a SbTe-based lateral cell. A new phenomenon affecting the resistance of the amorphous phase after reset is identified and a strong influence of the time-under-melt parameter is demonstrated.
    Non-Volatile Semiconductor Memory Workshop, 2008 and 2008 International Conference on Memory Technology and Design. NVSMW/ICMTD 2008. Joint; 06/2008
  • [Show abstract] [Hide abstract]
    ABSTRACT: We present physical and electrical evidence of the Thomson thermo-electric effect in line-type phase-change memory cells. This causes a shift of the molten zone during RESET programming towards the anode contact, and as a consequence the phase change material (PCM) design at the contact area has a significant influence on the program conditions. First statistical studies showed a reduction of minimum Reset currents by ~5% and Set voltages by -28% when PCM extensions around the anode are used instead of fine line contacts. This Thomson effect remains important with further cell scaling.
    Electron Devices Meeting, 2007. IEDM 2007. IEEE International; 01/2008
  • [Show abstract] [Hide abstract]
    ABSTRACT: The structural reaction of sub- and supercritical thickness-strained Si layers on novel thin SiGe strain-relaxed buffers (SRBs) during high-temperature annealing used in device fabrication is investigated. Atomic force microscopy, chemical defect etching, scanning electron microscopy, optical profilometry, optical microscopy, and Raman spectroscopy are used to study defect formation and morphology on thin and thick Si(0.82)Ge(0.18) SRBs grown using a C-induced relaxation technique. For subcritical thickness layers, the defect density was found to be similar in both thin and thick SRBs and both structures responded similarly to annealing, indicating good thermal stability of thin SRB technology. The root-mean-square surface roughness of strained Si grown on thin SRBs was similar to 50% lower than on similarly grown thick SRBs and conventional step-graded thick SRBs, and was robust during annealing. The impact of strained Si layer thickness on surface morphology is also analyzed. Using detailed filtering techniques, macro- and microroughness are distinguishable. For the first time, we show that exceeding the critical thickness has a greater impact on microroughness than on macroroughness. Whereas macroroughness is similar for sub- and supercritical thickness-strained Si layers, the microroughness is similar to 2x larger in supercritical layers than in subcritical thickness layers. Prominent surface defects were detected on supercritical strained Si layers. The defects align with the cross-hatch morphology and double in density following annealing. It is proposed that the defects originate from localized threading dislocations assisted by further strain relaxation in the metastable strained Si layers. This is substantiated through the observation of stacking faults in the strained Si. In contrast, surfaces of subcritical thickness-strained Si layers on thin SRBs are defect-free. (c) 2007 American Institute of Physics.
    Journal of Applied Physics 12/2007; 102(12-12). DOI:10.1063/1.2825042 · 2.19 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Carrier illumination is an optical, fast, and nondestructive technique for an ultrashallow complementary metal oxide semiconductor structure characterization based on the measurement of differential probe laser reflectivity changes, which originate from refractive index variations induced by excess carriers generated by a second modulated pump laser. By changing the pump laser power it is possible to influence the depth of the main internal reflection and thus to sense the shape of the underlying electrically active profile. The extraction of the latter is, however, critically dependent on our in-depth physical understanding of the underlying processes. In this work, recent progress will be discussed with respect to the improved physical modeling of the generation-recombination processes (SRH, Auger, indirect phonon absorption, and free carrier absorption), mobilities, impact of temperature (heating by the lasers), and influence of slow surface state traps (time dependent behavior). In order to quantify the contribution of each parameter in the power curves (representing the probe reflectivity signal versus the pump power), three-dimensional axisymmetric numerical device simulations have been performed. These simulations will be compared to experimental data for a variety of structures (bulk material and chemical vapor deposition grown layers).
    Journal of vacuum science & technology. B, Microelectronics and nanometer structures: processing, measurement, and phenomena: an official journal of the American Vacuum Society 06/2006; 24(3-24):1131 - 1138. DOI:10.1116/1.2190654 · 1.36 Impact Factor
  • Matty Caymax · Romain Delhougne · Mike Ries · Martina Luysberg · Roger Loo
    [Show abstract] [Hide abstract]
    ABSTRACT: As an economically more attractive alternative to the classical thick graded strain-relaxed SiGe Buffer layers (SRB), we have developed a thin SRB based on a 200-nm-thick homogeneous Si0.8Ge0.2 layer with a C-doping spike inserted in about the middle of the layer. This C-doping layer enhances strongly the relaxation of the layer to similar to 80%, when compared to samples without C layer. The thin SRB shows threading defect densities <= 10(7)/cm(2) and a very smooth surface (RMS < 1 nm). The relaxation mechanism appears to be very similar to the "Modified Frank Read" (MFR) mechanism as developed by Legoues et al. [F. Legoues, B. Meyerson, J. Morar and P. Kirchner; J. Appl. Phys. 71 (1992) 4230.]. In our case, the MFR source for dislocation nucleation may consist of tiny SiC precipitates. (c) 2005 Elsevier B.V. All rights reserved.
    Thin Solid Films 06/2006; 508(1):260-265. DOI:10.1016/j.tsf.2005.07.346 · 2.13 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper describes the impact of various defect types on the junction leakage in highly doped drain junctions, fabricated on strained silicon/relaxed silicon–germanium virtual substrates. The substrates were fabricated with a thin buffer-layer scheme, using a carbon-doped layer to induce a high relaxation degree of the virtual substrate. Threading dislocations, carbon-induced defects, and residual implantation damage each have a distinct effect on the junction leakage, generation lifetime, and high-temperature behavior of the diodes. It is shown that threading dislocations degrade the junction quality at room temperature. However, the high-temperature behavior of these junctions is diffusion-dominated. When present in the depletion region, carbon-induced defects cause a large generation current inside the diodes, a behavior that is dominant in the full temperature range investigated . Implantation damage influences the leakage in silicon junctions but is of minor importance in junctions with a large amount of threading dislocations or carbon-induced defects. While increasing the thermal anneal budget has a large relative influence on the silicon junctions, this effect is less pronounced for the junctions, showing that defects associated with threading dislocations or carbon-induced defects are not as easily removed as damage resulting from the n-well implantation.
    04/2006; 153(5):G379-G384. DOI:10.1149/1.2178587
  • Source
    01/2006: pages 65-70;
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this work, the impact of high temperature annealing typical of CMOS processing on the surface morphology of thin SiGe SRBs is investigated for strained silicon layers above and below the critical thickness
  • [Show abstract] [Hide abstract]
    ABSTRACT: We present an investigation of junction leakage in highly doped n+/p-junctions, fabricated in strained silicon/relaxed SiGe substrates. The leakage is shown to scale linearly with the threading dislocation density of the virtual substrate, which allows to estimate minority carrier generation lifetimes in good agreement with literature values. Even the highest-defective substrates in this work give a junction leakage density below 100 mA/cm2, and are not expected to significantly increase the power consumption of metal-oxide-semiconductor field-effect transistor (MOSFET) technologies. Threading dislocations will increase the junction leakage by ~1 nA in a small number of transistors in MOSFET circuits, but are not expected to have a negative impact on yield.
    Applied Physics Letters 11/2005; 87(19). DOI:10.1063/1.2128490 · 3.52 Impact Factor