Publications (8)0 Total impact
-
Conference Proceeding: A sequence independent power-on-reset circuit for multi-voltage systems
[show abstract] [hide abstract]
ABSTRACT: With the advent of multiple supply domains on a single chip, issues related to power sequencing are becoming a major hurdle for system designers. Existing POR strategies fail to cope up with these issues. We propose a scheme in which the power on reset generation is independent of the sequence of supply ramp-up. The circuit implementation of the proposed methodology has been realized for a dual supply system. The basic circuit is modified so as to consume zero static current. An attempt to reduce any leakage current during supply ramp-up has also been made successfully. Simulation results verify the sequence independence concept and low power consumption. Further the proposed realization is modular enough to be extended for more number of suppliesCircuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on; 06/2006 -
Conference Proceeding: A single supply level shifter for multi-voltage systems
[show abstract] [hide abstract]
ABSTRACT: This paper presents design and application of a level shifter circuit which works with a single power supply. Unlike the conventional level shifter circuits, the proposed level shifter can shift any voltage level signal to a desired higher level without any leakage current. Use of single supply level shifter greatly reduces the supply routing and layout congestion within the chip when level shifting is required between different voltage domains. It also reduces pin count if level shifting is required between two or more chips operating at different supply voltages in a multi-voltage system. The proposed circuit is generic in nature and the voltage range at which level shifting can be done is limited by the technology only. The circuits was designed in 90nm CMOS technology and simulated in SPICE. The simulation results show that the proposed level shifter circuit is able to shift the input signal from 1.2V to 2.5V at maximum frequency of 500MHz.VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design., 19th International Conference on; 02/2006 -
Conference Proceeding: Techniques for on-chip process voltage and temperature detection and compensation
[show abstract] [hide abstract]
ABSTRACT: This paper presents techniques to detect process, voltage and temperature (PVT) variations in an integrated circuit chip and wafer. Conventional techniques are limited to detection of process variations in which the MOS devices (NMOS and PMOS) move in similar direction i.e. fast n-fast p or slow n-slow p. The presented techniques can be used to compensate skewed variations on the chip i.e. fast n-slow p or slow n-fast p thus increasing the utilization (yield) of the wafer. The proposed techniques can be implemented in any standard CMOS process and can easily be integrated with any circuit requiring PVT compensation. Major applications of these circuits are in I/O drivers and PVT sensitive analog circuits. For I/O drivers, simulation results show that the rise/fall time variation with PVT has been reduced to more than half using the proposed circuits.VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design., 19th International Conference on; 02/2006 -
Conference Proceeding: Digital clock frequency doubler
[show abstract] [hide abstract]
ABSTRACT: A digital clock frequency doubler capable of handling large variation in input duty cycle and PVT (process, voltage and temperature) is presented. Unlike the conventional clock frequency doublers, the proposed circuit doesn't require 50% duty cycle for doubling the input clock frequency and consumes lower silicon area. A digital algorithm is used to generate output frequency and an inbuilt PVT compensation mechanism ensures good frequency stability if there is any change in PVT. The circuit has been designed in 90nm CMOS process with input frequency range of 10MHz to 30MHz and silicon results show less than 0.2% of average frequency errorSOC Conference, 2005. Proceedings. IEEE International; 10/2005 -
Conference Proceeding: A tunable gm-C filter with low variation across process, voltage and temperature
[show abstract] [hide abstract]
ABSTRACT: A tunable g<sub>m</sub>-C filter with cutoff frequency insensitive to Process, Voltage and Temperature is proposed. An external clock frequency is used to generate a current using a switched capacitor circuit. The proposed filter is ideally suited for applications where a tight control on cutoff frequency is desired across different operating conditions of the chip. The circuit was designed in 3.3 V BiCMOS technology and simulations were carried out using SPICE. The simulation results show that the total variation in the cutoff frequency is 1% as compared to the 27% variation in conventional g<sub>m</sub>-C filter over the temperature range of -40 to 120 degC. The variation across process corners is 2.4% and is almost independent of the capacitor variation due to process and temperature.VLSI Design, 2004. Proceedings. 17th International Conference on; 02/2004 -
Conference Proceeding: A programmable CMOS bandgap voltage reference circuit using current conveyor
[show abstract] [hide abstract]
ABSTRACT: This paper presents a new structure of a bandgap circuit which can be programmed to get any desired output voltage. Unlike conventional bandgap circuits, the proposed bandgap circuit uses MOS transistors operating in the subthreshold region instead of bipolar transistors to generate PTAT and IPTAT currents. Use of the current conveyor makes the circuit capable of being operated at lower supply voltage. The circuit is capable of generating variable as well as multi voltage references with low dependency on process, voltage and temperature. The proposed architecture was designed in 0.13 μm CMOS technology with 1.5 V power supply and simulations were carried out using SPICE. The total variation in the output voltage is 0.67% over the temperature range of -40-125 deg C.Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on; 01/2004 -
Conference Proceeding: Low power startup circuits for voltage and current reference with zero steady state current
[show abstract] [hide abstract]
ABSTRACT: A class of new startup circuits for voltage and current reference circuits is proposed. Unlike conventional startup circuits, the proposed circuits completely turn off once the reference circuit is started and consume no current during normal operation of the reference circuits. The circuits employ feedback from the reference circuit to ensure that the latter has reached its desired operating state prior to shutting themselves off. The proposed circuits are useful in low power integrated circuit design. Very low startup time can be achieved. The circuits are generic in nature and can be used with any reference circuit such as bandgap voltage references and ΔVgs/R circuits.Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on; 09/2003 -
Conference Proceeding: A low voltage switched-capacitor current reference circuit with low dependence on process, voltage and temperature
[show abstract] [hide abstract]
ABSTRACT: A low voltage switched-capacitor circuit that generates an almost constant reference current across process, voltage and temperature (PVT) is proposed. The reference voltage is generated by a low voltage band-gap circuit. The output reference current is obtained by applying the generated reference voltage to a low voltage V-I converter. The resistor in the proposed V-I converter is further replaced by a switched capacitor resistor. Due to less variation in the capacitor value across PVT's and high accuracy in integrated voltage reference, the output reference current remains fairly constant. The circuit has been designed in 0.13 μm CMOS process at 1.5 V supply voltage. The simulation results show that the output reference current is quite insensitive to PVT and varies linearly with clock frequency and capacitor value of the switched capacitor resistor.VLSI Design, 2003. Proceedings. 16th International Conference on; 02/2003
