Article

Carbon nanotube thermal interface material for high-brightness light-emitting-diode cooling

Department of Mechanical Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong SAR, People's Republic of China.
Nanotechnology (Impact Factor: 3.67). 05/2008; 19(21):215706. DOI: 10.1088/0957-4484/19/21/215706
Source: PubMed

ABSTRACT Aligned carbon nanotube (CNT) arrays were fabricated from a multilayer catalyst configuration by microwave plasma-enhanced chemical vapor deposition (PECVD). The effects of the thickness and annealing of the aluminum layer on the CNT synthesis and thermal performance were investigated. An experimental study of thermal resistance across the CNT array interface using the modified ASTM D5470 standard was conducted. It was demonstrated that the CNT-thermal interface material (CNT-TIM) reduced the thermal interfacial resistance significantly compared with the state-of-art commercial TIM. The optimized thermal resistance of the CNT arrays is as low as 7 mm(2) K W(-1). The light performance of high-brightness light-emitting diode (HB-LED) packages using the aligned CNT-TIM was tested. The results indicated that the light output power was greatly improved with the use of the CNT-TIM. The usage of the CNT-TIM can be also extended to other microelectronics thermal management applications.

0 Followers
 · 
291 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The increasing power consumption of integrated circuits (ICs) enabled by technology scaling requires more efficient heat dissipation solutions to improve overall chip reliability and reduce hotspots. Rapidly growing 3-D IC technology strengthens the requirement with more devices stacked per unit area. Thermal interface material (TIM) and MicroChannel are widely adopted strategies to resolve the heat dissipation problem. In recent years, carbon nanotubes (CNTs) have been proposed as a promising TIM due to their superior thermal conductivity. Several CNT-based thermal structures for improving chip heat dissipation have been proposed and demonstrated significant temperature reduction. In this project, we developed an improved CNT TIM structure which includes a CNT grid and thermal vias. It collaborates with MicroChannel to dissipate heat more efficiently in 3-D chips and at the same time, obtain more uniform chip thermal profiles. We present simulation-based experimental results that indicate up to 19.88% peak temperature reduction, 7.81% average temperature reduction, over 66% maximum temperature difference reduction on chip and 17.26% improvement in chip reliability for IBM-PLACE 2.0 circuit benchmarks, showing the effectiveness of our proposed thermal structure for resolving thermal challenge and improving chip reliability in 3-D IC.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 04/2015; 23(4):1-1. DOI:10.1109/TVLSI.2014.2321182 · 1.14 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Silicon platforms with high-number-density vertically aligned carbon nanotubes (VACNTs) on patterned substrates are designed and fabricated to provide efficient thermal conduction for hybrid optoelectronic integration and device packaging. The simulation shows that the platform can reduce the thermal resistance by >;40% , resulting from the help of the high-thermal-conductivity VACNTs and the increase in the heat spreading area of the patterned platform geometry. The platform can also provide the flexibility in device attachment and alignment. Applications of this platform to packaged light-emitting diodes (LEDs) are used to demonstrate the feasibility of this approach. The experimental results verify that an increase in the saturation power and optical output power of LEDs can be obtained by packaging with the VACNT-integrated platform. The thermal resistance measurement also indicates that the proposed platform has lower thermal resistance than the planar silicon substrate.
    IEEE Transactions on Components, Packaging, and Manufacturing Technology 07/2012; 2(7):1128-1134. DOI:10.1109/TCPMT.2012.2195315 · 1.24 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The increasing power consumption of integrated circuits (ICs) enabled by technology scaling requires more efficient heat dissipation solutions to improve overall chip reliability and reduce hotspots. Thermal interface materials (TIMs) are widely employed to improve the thermal conductivity between the chip and the cooling facilities. In recent years, carbon nanotubes (CNTs) have been proposed as a promising TIM due to their superior thermal conductivity. Some CNT-based thermal structures for improving chip heat dissipation have been proposed, and they have demonstrated significant temperature reduction. In this paper, we present an improved CNT TIM design which includes a CNT grid and thermal vias to dissipate heat more efficiently to obtain a more uniform chip thermal profile. We present simulation-based experimental results that indicate a 32% / 25% peak temperature reduction and 48% / 22% improvement in chip reliability for two industrial processor benchmarks, showing the effectiveness of our proposed thermal structure.
    Design, Automation and Test in Europe, DATE 2011, Grenoble, France, March 14-18, 2011; 03/2011

Preview

Download
7 Downloads
Available from