Hospital Characteristics Associated with Failure to Rescue from Complications after Pancreatectomy
ABSTRACT Failure to rescue (ie, mortality after a major complication) has recently been demonstrated as a mechanism underlying differences between high and low mortality hospitals. In this study, we sought to better understand the hospital characteristics that may explain failure to rescue.
Using data from the 2000 to 2006 Nationwide Inpatient Sample and the American Hospital Association annual survey, we evaluated the effect of 5 hospital level characteristics on failure to rescue (FTR) rates. Using multivariate logistic regression models, we determined the relative contribution of each of these factors to the FTR rates at the lowest and highest mortality hospitals.
Failure to rescue varied 6-fold across hospitals (6.4% in very low mortality hospitals vs 40.0% in very high mortality hospitals, p < 0.001). Several hospital characteristics were significantly associated with lower FTR: teaching status (odds ratio [OR] 0.66, 95% CI 0.53 to 0.82), hospital size greater than 200 beds (OR 0.65, 95% CI 0.48 to 0.87), average daily census greater than 50% capacity (OR 0.56, 95%CI 0.32 to 0.98), increased nurse-to-patient ratios (OR 0.94, 95% CI 0.89 to 0.99), and high hospital technology (OR 0.65, 95% CI 0.52 to 0.81). Including all hospital characteristics into a multivariate model results in a 36% reduction in the odds of FTR between very high and very low mortality hospitals (OR 6.6, 95% CI 3.7 to 11.9).
Several hospital characteristics are associated with FTR from major complications. However, a large portion of what makes some hospitals better than others at rescuing patients remains unexplained. Future research should focus on hospital cultures and attitudes that may contribute to the timely recognition and effective management of major complications.
- [Show abstract] [Hide abstract]
ABSTRACT: A secondary cache SRAM is an indispensable CPU partner in a high-performance system. The main objectives are: 1) pipeline burst operation; 2) 32b 500MHz (2GB/s) I/Os, and 3) point-to-point communication with a CPU, as well as shortened latency and reduced noise and power caused by high-speed, high-bandwidth I/O operation. A pre-fetched pipeline scheme enables the cycle time for an internal memory core (I-cycle) to be extended by N times that of an external bus cycle (E-cycle). This is modified to an SRAM to achieve both 4b pipeline-burst cache operation and 500MHz I/O frequency. In this case, I-cycle time of 8ns is four times E-cycle time (2ns)Digest of Technical Papers - IEEE International Solid-State Circuits Conference 01/1997; DOI:10.1109/ISSCC.1997.585461
Conference Paper: An early-completion-detecting ALU for a 1 GHz 64 b datapath[Show abstract] [Hide abstract]
ABSTRACT: A technique with the advantages of pipelining and pseudo-asynchronous design is used to design a 1 GHz ALU datapath including a register file and bypass circuits. Cycle time is reduced from 1.5 ns to 1 ns. Transistor count is increased by only 23%Solid-State Circuits Conference, 1997. Digest of Technical Papers. 43rd ISSCC., 1997 IEEE International; 03/1997
- Vacuum Microelectronics Conference, 1997. Technical Digest., 1997 10th International; 09/1997