Conference Paper

A configurable and programmable motion estimation processor for the H.264 video codec

Electron. Eng. Dept., Bristol Univ., Bristol
DOI: 10.1109/FPL.2008.4629923 Conference: Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on
Source: IEEE Xplore

ABSTRACT This work presents a programmable, configurable motion estimation processor for the H.264 video coding standard, capable of handling the processing requirements of high definition (HD) video and suitable for FPGA implementation. The programmable aspect of the processor follows the ASIP (application specific instruction set processor) approach with a instruction set targeted to accelerating block matching motion estimation algorithms. Configurability relates to the ability to optimize the microarchitecture for the selected algorithm and performance requirements through varying the number and type of execution units at compile time.

0 Followers
 · 
189 Views
  • Source
    • "Compared to [9], the architecture presented in this paper reduces the resources by 26% and improves the MB throughput by up to 33% when giving the same PSNR results. In [10], a straightforward memory design accesses only rows of pixels and it cannot speed up the execution of the algorithm by allowing on-the-fly generation of sub-pixels or pixel subsampling ; as a result, [10] constitutes a much costlier solution for real-time applications processing HDTV videos and/or subpixels . Even when compared to some VLSI non-programmable "
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a real-time Motion Estimation architecture with improved hardware cost. The design bases on a parallel memory organization minimizing the resources required to support integer and sub-pixel modes of search, while it sustains the required throughput of pixels to the SAD calculator. A speculative execution technique improves the number of cycles required by the search process. The architecture is programmable including an instruction set for actions common to all the block-matching techniques, while circuits introduced at compile time accommodate individual actions of the most demanding algorithms such as MVFAST and PMVFAST. A FPGA implementation validates HDTV video performance.
    Electronics, Circuits, and Systems, 2009. ICECS 2009. 16th IEEE International Conference on; 01/2010
  • [Show abstract] [Hide abstract]
    ABSTRACT: This work investigates how the dynamic reconfiguration features available in modern FPGAs can be combined with a voltage-frequency scaling strategy to adapt the processing performance available in the system to the available energy budget. As defined by a hardware operating system, each processing node can configure itself as a virtual processor able to execute a control algorithm that will adjust the voltage-frequency operational point of the reconfigurable fabric so that functions mapped to this fabric meet their processing deadlines. Once the new operational point has been reached the processor is removed from the fabric. This is then reconfigured to implement the application-specific logic exploiting the dynamic nature of FPGAs.
    Control Applications, (CCA) & Intelligent Control, (ISIC), 2009 IEEE; 08/2009
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a reconfigurable processor designed to execute user-defined block-matching motion estimation algorithms, and a toolset for the design of such algorithms and for the configuration of the processor. The toolset enables the exploration of the processor's design space in order to find an optimal configuration depending on the target application. The use of the toolset to test different configurations for different kinds of video sequences is illustrated. Experimental results show the benefits and cost of certain optimizations in the motion estimation process, and that fast block-matching search algorithms can outperform full search algorithms commonly used in hardware implementations. The usefulness of the toolset in exploring the configuration space is also shown.
    Field Programmable Logic and Applications, 2009. FPL 2009. International Conference on; 10/2009
Show more

Preview

Download
5 Downloads