Conference Paper

Comparison of output drivers for high-speed serial links

Fac. of Eng., Ain Shams Univ., Cairo
DOI: 10.1109/ICM.2007.4497722 Conference: Microelectronics, 2007. ICM 2007. Internatonal Conference on
Source: IEEE Xplore

ABSTRACT A comparison between the performance of a current-mode differential signaling driver and a voltage mode driver for high-speed (HS) serial links is presented. Minimum power consumption, minimum area, minimum added jitter, and maximum immunity to power supply noise are the main figures of merit. Both drivers employ on-chip termination to eliminate reflections and pre-emphasis to reduce inter-symbol-interference (ISI) in order to enhance signal integrity and operating speed. They are implemented in 0.13 mum CMOS process using 1.2-V power supply. Both drivers support multiple output voltages and pre-emphasis ratios.

1 Bookmark
 · 
90 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: A 2.4 Gbps output driver for DDR3 memory interface with programmable de-emphasis scheme is proposed. There are 15 de-emphasis levels that can be programmed to eliminate inter-symbol interference (ISI) problem at high operating speed. The proposed output driver is implemented using low-voltage 45 nm CMOS process. Due to the DDR3 memory operating voltage is 1.5 V, transistor stacking technique is applied in the output driver design to avoid transistor gateoxide reliability issues. The driver's transmit impedance can be programmed between 20 Ω to 40 Ω and receive impedance of 100 Ω. The output slew rate is controlled at 4-6 V/ns. There are two compensation blocks to calibrate the output impedance and output slew rate across process, voltage, and temperature (PVT) variations.
    Intelligent and Advanced Systems (ICIAS), 2012 4th International Conference on; 01/2012
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper describes a low power two-tap voltage-mode transmitter (Tx) in 45 nm CMOS process technology with adaptive de-emphasis and impedance self-calibration in which the adaptive de-emphasis is independent of the impedance self-calibration. The Tx comprises of eight identical slice units where the impedance of each slice unit is controlled by impedance calibration circuit to match the characteristic impedance of the transmission line. Voltage-mode (VM) driver can save 75 % static output power compared to current-mode (CM) driver. The proposed design provides a differential output swing of 800 mV-1200 mV across process, voltage and temperature (PVT) variation with a power consumption of 10 mW at a data rate of 5 Gb/s under a supply voltage of 1 V. The eye of the received data has 0.9 unit interval (UI) timing margin when the data signals are sent over 20" FR4 channel.
    Intelligent and Advanced Systems (ICIAS), 2012 4th International Conference on; 01/2012
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A 6-Gb/s differential voltage mode driver is presented whose output impedance and pre-emphasis level can be controlled independently. The voltage mode driver consists of five binary-weighted slices each of which has four sub-drivers. The output impedance is controlled by the number of enabled slices while the pre-emphasis level is determined by how many sub-drivers in the enabled slices are driven by post-cursor input. A prototype transmitter with a voltage-mode driver implemented in a 65-nm CMOS logic process consumes 34.8-mW from a 1.2-V power supply and its pre-emphasized output signal shows 165-mVpp,diff and 0.56-UI eye opening at the end of a cable with 10-dB loss at 3-GHz.
    Journal of Semiconductor Technology and Science 10/2013; 13(5). DOI:10.5573/JSTS.2013.13.5.423 · 0.62 Impact Factor