Conference Paper

A High Speed CMOS Transmitter and Rail-to-Rail Receiver

Inst. of Comput. Technol., Beijing
DOI: 10.1109/DELTA.2008.32 Conference: Electronic Design, Test and Applications, 2008. DELTA 2008. 4th IEEE International Symposium on
Source: IEEE Xplore


This paper presents a high speed low voltage differential signal (LVDS) interface circuit for CPU, LCD, FPGA and other fast links. In the proposed transmitter a stable reference and a common mode feedback circuit are applied into the LVDS drivers, which enable the transmitter to tolerate the variations of process, temperature and supply voltage. The proposed receiver implements a rail-to-rail amplifier architecture which allows a 1.6 Gb/s transmission. The transmitter and receiver are implemented in HJ TC 3.3 v, 0.18 plusmn CMOS technology. Transmission operations up to 1.6 Gb/s with random data patterns were demonstrated. The transmitter and receiver pad cells exhibit a power consumption of 35 mW and 6 mW respectively.

1 Follower
10 Reads
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, the differential- and common-mode characteristics of coupled interconnect transmission lines are presented using four-port scattering parameter (S-parameter) measurements for a section of coupled line, a series resistor and a shunt resistor, where the impedances of the resistors need not to know. Firstly, the differential- and common-mode propagation constants are solved by the determining equations consisted of three measured differential/common mode transmission matrixes, in which the transition and parasitic effects between the coaxial connectors and the coupled lines can be removed. With the low conductance loss condition for the substrate, the differential/common mode characteristic impedances can be further determined by the propagation constants and the unit-length capacitances which are measured by the dc resistance and low frequency reflection data of the series/shunt test key. The measured results for the coupled microstrip lines on FR-4 substrates are shown from 40 MHz to 8.5 GHz with comparisons of the other measurement method.
    01/2010; DOI:10.1109/IMPACT.2010.5699644
  • [Show abstract] [Hide abstract]
    ABSTRACT: A high speed, low jitter low voltage differential signaling (LVDS) output driver for high speed serial transmission is presented. Based on the comparison among four typical output driver architectures and the analysis of the output signal swing, an additional differential termination is addressed at the source of the driver to improve the signal integrity (SI). The stipulated common mode voltage is achieved over process, voltage, temperature (PVT) variations without trimming methodology, by means of a common mode feedback (CMFB) circuit and a novel high order temperature compensation bandgap reference. The simulation results show the temperature coefficient (TC) of the bandgap is only 1.77 ppm/°C. The whole driver circuit is implemented in SMIC 0.18 μm CMOS technology. It provides an output differential mode voltage of 567 mV and a common mode voltage of 1.201 V at 2 Gbps, and consumes 15.41 mA total current with a 2.5 V power supply. The output root mean square (RMS) jitter of the driver is only 7.65 ps.
    Analog Integrated Circuits and Signal Processing 09/2011; 68(3):387-395. DOI:10.1007/s10470-011-9658-x · 0.47 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: State-of-the-art large-scale neuromorphic systems require a sophisticated, high-bandwidth communication infrastructure for the exchange of spike events between units of the neural network. These communication infrastructures are usually built around custom-designed FPGA systems. However, the overall bandwidth requirements and the integration density of very large neuromorphic systems necessitate a significantly more targeted approach, i.e. the development of dedicated integrated circuits. We present a VLSI realization of a neuromorphic communication system-on-chip (SoC) with a cumulative throughput of 32 GBit/s in 0.18μm CMOS, employing state-of-the-art circuit blocks. Several of these circuits exhibit improved performance compared to current literature, e.g. a priority queue with a speed of 31 Mkeys/s at 1.3 mW, or a 1 GHz PLL at 5 mW. The SoC contains additional neuromorphic functionality, such as configurable event delays and event ordering. The complete configuration of the neuromorphic system is also handled by the spike communication channels, in contrast to the separate channels required in the majority of current systems. At 865 Mevent/s, the SoC delivers at least a factor of eight more bandwidth than other current neuromorphic communication infrastructures.
    Integration the VLSI Journal 01/2012; 45:61-75. DOI:10.1016/j.vlsi.2011.05.003 · 0.66 Impact Factor