Conference Paper

FPGA Implementation of a Data-Driven Stochastic Biochemical Simulator with the Next Reaction Method

Keio Univ., Yokohama
DOI: 10.1109/FPL.2007.4380656 Conference: Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on
Source: IEEE Xplore

ABSTRACT This paper introduces a scalable FPGA implementation of a stochastic simulation algorithm (SSA) called the next reaction method. There are some hardware approaches of SSAs that obtained high-throughput on reconfigurable devices such as FPGAs, but these works lacked in scalability. The design of this work can accommodate to the increasing size of target biochemical models, or to make use of increasing capacity of FPGAs. Interconnection network between arithmetic circuits and multiple simulation circuits aims to perform a data-driven multi-threading simulation. Approximately 8 times speedup was obtained compared to an execution on Xeon 2.80 GHz.

0 Bookmarks
 · 
111 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: Simulation of biomolecular networks with thousands of reactions is becoming essential for systems biology. We are presenting the design of a scalable System on Chip parallel architecture that implements Gillespie's First Reaction Method in reconfigurable FPGA hardware. Our SoC architecture can deliver performance (Mega-Reactions/sec) and throughput (M-Reaction cycles/sec) that is increasing linearly with the number of processors when simulating large biomolecular networks with up to m = 4096 reactions using a moderate size FPGA. We have synthesized and verified various SoC instances with up to N=8 Processing Elements for Xilinx Virtex 5 and Altera Cyclone III FPGAs, reaching clock frequencies up to 180 MHz and delivering simulation performance that is more than 2 order of magnitude higher than that of Intel Core 2 and i7 CPUs running at frequencies above 2GHz.
    Field Programmable Logic and Applications (FPL), 2011 International Conference on; 10/2011
  • Source
  • [Show abstract] [Hide abstract]
    ABSTRACT: Hardware acceleration in high performance computing (HPC) context is of growing interest, particularly in the field of Monte Carlo methods where the resort to field programmable gate array (FPGA) technology has been proven as an effective media, capable of enhancing by several orders the speed execution of stochastic processes. The spread-use of reconfigurable hardware for stochastic simulation gathered a significant effort towards effective implementations of hardware pseudorandom numbers generators (PRNGs) - these generators needed to exhibit a statistically proven random behaviour and to be characterized by a very long period. In this paper we present the state of the art of hardware pseudorandom number generation in the context of Monte Carlo acceleration. We highlight the emerging trends over the most recent publications and suggest some insights on the forthcoming works. Furthermore, we provide a complete hardware description of a new Gaussian variate generator (GVG) and an exponential variate generator (EVG) based on a decision-tree technique of ours, herein presented as well. The prototypes implemented on a Xilinx Virtex II Pro XC2VP100 FPGA occupy from 150 to 417 slices and reach 280 MHz, while exhibiting good statistical behaviours with high p-values on the x<sup>2</sup> test and offering a unitary Knuth ratio.
    Computer Systems and Applications, 2009. AICCSA 2009. IEEE/ACS International Conference on; 06/2009