Conference Paper

Integrated Inductors in HR SOI CMOS technologies: on the economic advantage of SOI technologies for the integration of RF applications

STMicroelectron., Crolles
DOI: 10.1109/SOI.2007.4357881 Conference: SOI Conference, 2007 IEEE International
Source: IEEE Xplore

ABSTRACT This paper presents high-Q and high-inductance-density on-chip inductors made on high resistivity (HR) substrate using STMicroelectronics LP 65 nm SOI CMOS technology with 6 copper metal layers. For the first time, on-chip inductor architectures dedicated to HR SOI CMOS technology are reported and benchmarked with current one used in standard RF CMOS technologies. According to the measurement results, proposed 3D HR SOI inductor occupies only 50% of the area of the conventional planar spiral inductor with the same inductance and similar quality factor. By virtue of the small area consumed by those 3D inductors, the size and cost of the radio frequency (RF) chip integrated on HR SOI can be significantly reduced in comparison with standard bulk technology which reenforces the advantage of SOI technology for RF applications.

  • [Show abstract] [Hide abstract]
    ABSTRACT: SOI technology gets more and more interests in RF ICs for its low loss, low crosstalk and other excellent electromagnetic properties. Well-behaved passive devices on SOI substrate will contribute a lot to the entire performance of RF ICs. In this paper, the influence of SOI parameters on transmission characteristics of coplanar waveguide (CPW) is researched by HFSS simulation. Based on the fine performance of a 50 Omega CPW fabricated on an available SOI substrate, a dual-termination coupled Ka band bandpass filter (BPF) has been designed and fabricated. It shows -4.23 dB insertion loss at peak transmission of about 32 GHz. The CPW and BPF realized on SOI gain close characteristics respectively to the same structure on high resistivity (rho ges1000 Omegamiddotcm) silicon substrate. SOI shows great potential to be the substrate of RF IC.
  • [Show abstract] [Hide abstract]
    ABSTRACT: Small-signal and computational load-pull simulations are used to investigate the effect of substrate resistivity on efficiency in high-power operation of high-frequency silicon-on-insulator-LDMOS transistors. Identical transistors are studied on substrates with different resistivities. Using computational load pull, their high-power performance is evaluated. The results are compared to previous investigations, relating the off-state output resistance to high-efficiency operation. From the large-signal simulation, an output circuit model based on a load-line match is extracted with parameters traceable from small-signal simulations. It is shown that, albeit high off-state output resistance is a good indication, it is not sufficient for high efficiency in a high-power operation. The bias and frequency dependence of the coupling through the substrate makes a more detailed on-state analysis necessary. It is shown that very low resistivity and high-resistivity SOI substrates both result in a high efficiency at the studied frequency and bias point. It is also shown that a normally doped medium-resistivity substrate results in a significantly lower efficiency.
    IEEE Transactions on Electron Devices 04/2009; · 2.06 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A novel low-loss 50-Ω coplanar waveguide with V-groove on an SOI substrate is proposed. Through a CMOS-compatible process and anisotropic etching of silicon, surface silicon is removed from the SOI. The measured results show that the V-groove coplanar waveguide causes about 50% less loss than the conventional one at a high frequency of up to 40 GHz.
    Journal of Semiconductors 07/2009; 30(7):074004.