Conference Paper

Integrated Inductors in HR SOI CMOS technologies: on the economic advantage of SOI technologies for the integration of RF applications

STMicroelectron., Crolles
DOI: 10.1109/SOI.2007.4357881 Conference: SOI Conference, 2007 IEEE International
Source: IEEE Xplore

ABSTRACT This paper presents high-Q and high-inductance-density on-chip inductors made on high resistivity (HR) substrate using STMicroelectronics LP 65 nm SOI CMOS technology with 6 copper metal layers. For the first time, on-chip inductor architectures dedicated to HR SOI CMOS technology are reported and benchmarked with current one used in standard RF CMOS technologies. According to the measurement results, proposed 3D HR SOI inductor occupies only 50% of the area of the conventional planar spiral inductor with the same inductance and similar quality factor. By virtue of the small area consumed by those 3D inductors, the size and cost of the radio frequency (RF) chip integrated on HR SOI can be significantly reduced in comparison with standard bulk technology which reenforces the advantage of SOI technology for RF applications.

1 Follower
 · 
134 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: During past years, high resistivity (HR) SOI CMOS technology has emerged as a promising one for the integration of RF applications, mainly because of the improvement of passive component related to HR substrate. In this trend, 3D symmetrical spiral inductor (3DSI) has been proposed on SOI to lower the amount of area consumed by inductor while offering comparable performance than equivalent bulk technology. This paper presents a novel 3D structure group-cross symmetrical spiral inductor (3DGCSI), which has higher self-resonance frequency and quality factor, but has the same DC inductance and occupies the same layout area as 3DSI. Measurement data of 3DGCSI and 3DSI are compared with each other to show the advantages of this new inductor structure.
    Radio Frequency Integrated Circuits Symposium, 2008. RFIC 2008. IEEE; 01/2008
  • [Show abstract] [Hide abstract]
    ABSTRACT: SOI technology gets more and more interests in RF ICs for its low loss, low crosstalk and other excellent electromagnetic properties. Well-behaved passive devices on SOI substrate will contribute a lot to the entire performance of RF ICs. In this paper, the influence of SOI parameters on transmission characteristics of coplanar waveguide (CPW) is researched by HFSS simulation. Based on the fine performance of a 50 Omega CPW fabricated on an available SOI substrate, a dual-termination coupled Ka band bandpass filter (BPF) has been designed and fabricated. It shows -4.23 dB insertion loss at peak transmission of about 32 GHz. The CPW and BPF realized on SOI gain close characteristics respectively to the same structure on high resistivity (rho ges1000 Omegamiddotcm) silicon substrate. SOI shows great potential to be the substrate of RF IC.
  • [Show abstract] [Hide abstract]
    ABSTRACT: During past years, High Resistivity (HR) SOI CMOS technology has emerged as a promising one for the integration of RF applications, mainly because of the improvement of passive component related to HR substrate. This paper summarizes, for the first time, an in depth analysis of different optimization scheme suitable for on-chip inductors fabricated on HR substrate, using advanced 65 nm SOI CMOS technology with 6 copper metal levels. Measurement results demonstrated that proposed optimized SOI inductor architectures, integrated in a standard advanced digital back-end of line (BEOL), could address high quality factor (single ended quality factor greater than 20), have high current capability (up to 260 mA @ 125degC) or could enable a huge area saving (up to 50 %).
    Silicon Monolithic Integrated Circuits in RF Systems, 2008. SiRF 2008. IEEE Topical Meeting on; 02/2008