Conference Paper

Power Management of Multicore Multiple Voltage Embedded Systems by Task Scheduling

Univ. of Maryland, College Park
DOI: 10.1109/ICPPW.2007.69 Conference: Parallel Processing Workshops, 2007. ICPPW 2007. International Conference on
Source: IEEE Xplore

ABSTRACT We study the role of task-level scheduling in power management on multicore multiple voltage embedded systems. Multicore on-a- chip, in particular DSP systems, can greatly improve performance through parallelism. On the other hand, dynamic voltage scaling (DVS) has been shown to be one of the most effective low power design techniques and multiple supply voltage system is among the most practical and well-studied DVS systems. The integration of multiple cores/processors on a chip naturally makes the system suitable for DVS with new innovations such as voltage island. In this paper, we discuss how to reduce multicore system's power consumption by utilizing multiple supply voltages. We first formulate the power management problem for multicore multi-voltage embedded systems and show that the problem is NP-hard, but the NP- hardness can be removed for several real life applications. More specific, we develop polynomial algorithms to find the optimal solutions for two special cases. The first case is when preemption is allowed, and the second one is when the system uses the first-come - first-serve (FCFS) service strategy. We prove both algorithms' optimality and analyze their run-time complexity. Simulation on real- life and randomly generated tasks show that the optimal preemption scheduler provides significant energy saving. Our goal in this paper is to build a solid foundation for the power management problem on multicore multiple voltage systems and to study real life applications where the problem can be solved optimally.

  • [Show abstract] [Hide abstract]
    ABSTRACT: Signal integrity and associated optimization techniques in power delivery network for multi-core processors, whether powered by a single converter or several power converters, are discussed. The high integration of the multi-core processors on a single die makes chipset's sensitivity to crosstalk noise more likely. Several power converters in a multi-core processor system could improve energy efficiency and dynamic performance among others. However, this paper focuses on how several power converters can be used to achieve over 60dB of crosstalk noise isolation. Crosstalk noise can be reduced by dedicating a power converter for each processor core (or more) and placing the power converters between the processors cores.
    Applied Power Electronics Conference and Exposition (APEC), 2011 Twenty-Sixth Annual IEEE; 01/2011
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, we study offline and online DVS algorithms for Fixed Priority tasks scheduled on multi-core systems. The offline multi-core algorithm (MC-SSS) slows down tasks with a static slowdown speed based on multi-core fixed priority schedulability analysis. And the on-line algorithm (MC-ccFPP) combines load balancing algorithm and cycle conservative slack analysis to slow down tasks. Experimental results for random tasks set are shown and the analysis of the experimental results is provided. Performance analysis studies the energy saving for the offline multi-core algorithm (MC-SSS) and the online multi-core algorithm (MC-ccFPP) for a variety of task sets with different CPU utilization, different number of tasks and different number of cores.
    Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing - Volume Part I; 09/2012
  • [Show abstract] [Hide abstract]
    ABSTRACT: We present a novel and highly automated technique for dynamic system level power management of System-on-a-Chip (SoC) designs. We present a formal system to represent power constraints and power intent as rules. We also present a Term Rewriting Systems based rule rewriting engine as our dynamic power manager. We provide a notion of formal correctness of our rule engine execution and provide a robust algorithm to dynamically and automatically manage power consumption in large SoC designs. There are two fundamental building blocks at the core of our technique. First, we present a powerful formal system to capture power constraints and power intent as rules. This is a self-checking system and will automatically flag conflicting constraints or rules. Next, we present a rewriting strategy for managing power constraint rules using a formal deductive logic technique specially honed for dynamic power management of SoC designs. Together, this provides a common platform and representation to seamlessly cooperate between hardware and software constraints to achieve maximum platform power optimization dynamically during execution. We demonstrate our technique in multiple contexts on an SoC design of the state-of-the-art next generation Intel smartphone platform.
    Quality Electronic Design (ISQED), 2013 14th International Symposium on; 01/2013