Conference Paper

Non Return Mobile Logic Family

Centro Nacional de Microelectron., Instituto de Microelectron. de Sevilla;
DOI: 10.1109/ISCAS.2007.378237 Conference: Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on
Source: IEEE Xplore

ABSTRACT Many logic circuit applications of RTDs are based on the monostable-bistable logic element (MOBILE). Cascaded MOBILE gates are operated in a pipelined fashion using a four phase overlapping clocking scheme. To improve the robustness of MOBILE networks, a simpler clock scheme is desirable. We have demonstrated that removing the return to a "precharge" voltage behaviour of conventional MOBILE gates, operation with a single phase clock scheme is possible. In this paper, a non return MOBILE logic family is described and its single phase operation shown. A comparison between return and non return gates is carried out showing that in addition to the simpler clock scheme required, speed and power-delay product improvements can be achieved with the proposed ones

0 Bookmarks
 · 
43 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: MOBILEs (monostable-bistable transition logic elements), which have the advantages of multiple-input and multiple-function, are demonstrated in InP-based material system using monolithic integration of resonant-tunneling diodes and high electron mobility transistors. The high peak current density, high peak-to-valley ratio, and high transconductance, which are required for high-performance MOBILEs, are demonstrated in this InP-based material system. A fabricated MOBILE with three-input gates having 1:2:4 width ratio can perform weighted-sum threshold logic operation, and has a wide range of applications in new computing architectures, such as neural networks.
    IEEE Electron Device Letters 04/1996; · 2.79 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This letter describes a new resonant tunneling logic gate. The concept of the proposed gate has two features: (1) to employ the monostable-to-bistable transition of a circuit consisting of two N-type negative differential resistance (NDR) devices connected serially, and (2) to drive the logic gate by oscillating the bias voltage to produce the transition. This mode of operation has a significant advantage in that a large number of fanouts is possible without sacrificing the high-speed operation. Serially connected resonant tunneling field effect transistors having p+-junction gates were fabricated to test the above operation principle. The inverter operation of the proposed logic gate has been successfully achieved at room temperature.
    Japanese Journal of Applied Physics 01/1993; 32(1A-B):L42-L44. · 1.07 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Resonant tunneling devices and circuit architectures based on monostable-bistable transition logic elements (MOBILEs) are promising candidates for future nanoscale integration. In this paper, the design of clocked MOBILE-type threshold logic gates and their application to arithmetic circuit components is investigated. The gates are composed of monolithically integrated resonant tunneling diodes and heterostructure field-effect transistors. Experimental results are presented for a programmable NAND/NOR gate. Design related aspects such as the impact of lateral device scaling on the circuit performance and a bit-level pipelined operation using a four phase clocking scheme are discussed. The increased computational functionality of threshold logic gates is exploited in two full adder designs having a minimal logic depth of two circuit stages. Due to the self-latching behavior the adder designs are ideally suited for an application in a bit-level pipelined ripple carry adder. To improve the speed a novel pipelined carry lookahead addition scheme for this logic family is proposed.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11/2000; · 1.22 Impact Factor