Conference Paper

Estimation of NBTI degradation using I(DDQ) measurement

Purdue Univ., West Lafayette, IN
DOI: 10.1109/RELPHY.2007.369861 Conference: Reliability physics symposium, 2007. proceedings. 45th annual. ieee international
Source: IEEE Xplore

ABSTRACT Negative bias temperature instability (NBTI) has emerged as a major reliability degradation factor in nano-scale CMOS technology. In this paper, we analyze the impact of NBTI degradation in both the maximum operating frequency (fMAX) and the total standby leakage current (IDDQ) of digital CMOS circuits. Our analysis shows that due to NBTI, both fMAX and IDDQ reduce with time with a fix exponent of 1/6 (~t1/6). Based on this analysis, we develop temporal fMAX-IDDQ model and apply it to several ISCAS'85 benchmark circuits designed using BPTM 70nm file. Results show that fMAX and IDDQ can reduce by more than 8% and 30% in 3 years operation time, respectively. Furthermore, we show that fMAX and IDDQ degradations are highly correlated throughout the operating lifetime, and using this fact, one can avoid expensive fMAX testing and predict fMAX degradations as a function of IDDQ measures.

0 Followers
 · 
80 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: Performance variability in digital integrated circuits can largely affect parametric yield and product reliability in ultra deep submicrometer technologies. As a result, variation resilience is becoming an essential design requirement for future technology nodes, especially for timing critical applications. This paper proposes an on-chip variability sensor using phase-locked loop (PLL) to detect process, supply voltage (V DD), and temperature variations (process, voltage, and temperature variation) or even temporal reliability degradation stemming from negative bias temperature instability. Our analysis shows that control voltage (V cnt) of voltage-controlled oscillator in PLL can be used as a dynamic performance signature of an operating IC. Along with the proposed PLL-based sensor circuit, we also propose a variation-resilient system technique using adaptive body biasing (ABB). The PLL V cnt signal is efficiently transformed to an optimal body bias signal for various circuit blocks to avoid possible timing failures. Correspondingly, circuits can be designed with significantly relaxed timing constraint compared to conventional approaches, where a large amount of design resources can be wasted to take care of the worst-case situations. We demonstrated our approach on a test chip fabricated in IBM 130-nm CMOS technology. Measurement results show that the PLL-based sensor is cable of tracking various sources of circuit variations. Optimization analysis shows that 42% and 43% reduction in area and power can be obtained using our approach compared to the worst-case sizing. The proposed study refers to our previous study introduced in with major improvements in measurement results and analysis.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 02/2010; 18:270-280. DOI:10.1109/TVLSI.2008.2010399 · 1.14 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: System dependability has become important for critical applications in recent years as technology is moving towards smaller dimensions. Achieving high system dependability can be supported by reliability estimations during the operational life. In addition, this requires a workflow for regularly monitoring reliability and taking necessary repair actions. This has been proposed as a possible solution where degradation in system-level performance parameters, being directly influenced by variations and degradation in device-level parameters, has been considered a potential possibility for estimating reliability during the operational life of a system. Furthermore, the degradation rate of these system-level performance parameters depends on the initial values dispersion as a result of fabrication-related process variations. This requires a database of initial and runtime system-level performance parameters at the very start and at every potentially anticipated critical time-point of the system. Therefore, initial system specifications at the design-time and runtime performance parameter measurements stored in the database are used to estimate reliability and taking necessary actions for enhancing system dependability via repair. Simulation results for an example target system in a LabVIEW environment fully support the proposed idea.
    Proceedings of the 2013 Euromicro Conference on Digital System Design; 09/2013
  • [Show abstract] [Hide abstract]
    ABSTRACT: Reliability of electronic systems has been thoroughly investigated in literature and a number of analytical approaches at the design stage are already available via examination of the circuit-level reliability effects based on device-level models. Reliability estimation during operational life of an electronic system still lacks a solution especially for analog and mixed signal systems. The current work will present a novel technique for indirectly estimating reliability during operational life of an electronic system. Reliability simulations during the design stage of a potential critical performance parameter, sensitive to aging effects, over a range of input-stress voltages and working-stress temperatures have been used to generate a set of degradation values per unit time. These values are then used at the system level to estimate the degradation in that particular performance parameter and hence system reliability by regularly monitoring the input-stress voltages and working-stress temperatures. The simulation results conducted for an example target system in a LabVIEW environment show that the proposed technique is viable.
    Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2013 IEEE 16th International Symposium on; 01/2013