Conference Paper

Estimation of NBTI Degradation using IDDQ Measurement

Purdue Univ., West Lafayette, IN;
DOI: 10.1109/RELPHY.2007.369861 Conference: Reliability physics symposium, 2007. proceedings. 45th annual. ieee international
Source: IEEE Xplore

ABSTRACT Negative bias temperature instability (NBTI) has emerged as a major reliability degradation factor in nano-scale CMOS technology. In this paper, we analyze the impact of NBTI degradation in both the maximum operating frequency (fMAX) and the total standby leakage current (IDDQ) of digital CMOS circuits. Our analysis shows that due to NBTI, both fMAX and IDDQ reduce with time with a fix exponent of 1/6 (~t1/6). Based on this analysis, we develop temporal fMAX-IDDQ model and apply it to several ISCAS'85 benchmark circuits designed using BPTM 70nm file. Results show that fMAX and IDDQ can reduce by more than 8% and 30% in 3 years operation time, respectively. Furthermore, we show that fMAX and IDDQ degradations are highly correlated throughout the operating lifetime, and using this fact, one can avoid expensive fMAX testing and predict fMAX degradations as a function of IDDQ measures.

  • [Show abstract] [Hide abstract]
    ABSTRACT: Reliability of electronic systems has been thoroughly investigated in literature and a number of analytical approaches at the design stage are already available via examination of the circuit-level reliability effects based on device-level models. Reliability estimation during operational life of an electronic system still lacks a solution especially for analog and mixed signal systems. The current work will present a novel technique for indirectly estimating reliability during operational life of an electronic system. Reliability simulations during the design stage of a potential critical performance parameter, sensitive to aging effects, over a range of input-stress voltages and working-stress temperatures have been used to generate a set of degradation values per unit time. These values are then used at the system level to estimate the degradation in that particular performance parameter and hence system reliability by regularly monitoring the input-stress voltages and working-stress temperatures. The simulation results conducted for an example target system in a LabVIEW environment show that the proposed technique is viable.
    Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2013 IEEE 16th International Symposium on; 01/2013
  • [Show abstract] [Hide abstract]
    ABSTRACT: NBTI and CHC are two leading reliability concerns. Their degradation rate, which is represented by the time exponent (n), varies with multiple factors, such as the measurement method and bias voltages (i.e., different n for sub-threshold or linear current). Such a variation significantly affects the long-term prediction of circuit lifetime. By investigating the underlying mechanisms and silicon data, we conclude that the bias dependence is due to intrinsic device non-linearity. With a unified aging model of threshold voltage (Vth) shift, different time exponents in different operation regions are consistently explained. The proposed solution captures the change of n under various supply voltages (Vdd), as validated with silicon data from transistors and RO measurement. It helps improve the accuracy in reliability prediction, reducing unnecessary design margins. Based on the result, the device and circuit lifetime is expected to be enhanced operating at lower Vdd due to the reduction in the time exponent.
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A broad review the literature for Reliability- and Process-variation aware VLSI design shows a re-emergence of the topic as a core area of active research. Design of reliable circuits with unreliable components has been a challenge since the early days of electro-mechanical switches and have been addressed by elegant coding and redundancy techniques. And radiation hard design principles have been used extensively for systems affected by soft transient errors. Additional modern reliability concerns associated with parametric degradation of NBTI and soft-broken gate dielectrics and proliferation of memory and thin-film technologies add new dimension to reliability-aware design. Taken together, these device, circuit, architectural, and software based fault-tolerant approaches have enabled continued scaling of integrated circuits and is likely to be a part of any reliability qualification protocol for future technology generations.
    Reliability Physics Symposium (IRPS), 2011 IEEE International; 05/2011