Conference Paper

Estimation of NBTI Degradation using IDDQ Measurement

Purdue Univ., West Lafayette, IN;
DOI: 10.1109/RELPHY.2007.369861 Conference: Reliability physics symposium, 2007. proceedings. 45th annual. ieee international
Source: IEEE Xplore

ABSTRACT Negative bias temperature instability (NBTI) has emerged as a major reliability degradation factor in nano-scale CMOS technology. In this paper, we analyze the impact of NBTI degradation in both the maximum operating frequency (fMAX) and the total standby leakage current (IDDQ) of digital CMOS circuits. Our analysis shows that due to NBTI, both fMAX and IDDQ reduce with time with a fix exponent of 1/6 (~t1/6). Based on this analysis, we develop temporal fMAX-IDDQ model and apply it to several ISCAS'85 benchmark circuits designed using BPTM 70nm file. Results show that fMAX and IDDQ can reduce by more than 8% and 30% in 3 years operation time, respectively. Furthermore, we show that fMAX and IDDQ degradations are highly correlated throughout the operating lifetime, and using this fact, one can avoid expensive fMAX testing and predict fMAX degradations as a function of IDDQ measures.

0 Bookmarks
 · 
53 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Negative Bias Temperature Instability (NBTI) has become one of the major threats to circuit reliability in nanoscale-era. This paper presents a novel technique to monitor and tolerate NBTI in nanoscale circuits. First, it models NBTI impact on the gate output transition time, the simulation results show that NBTI can cause up to 8.56% increment to the transition time. Second, it presents a scheme to monitor the NBTI impact, the scheme is based on measuring transition time of the gate output. The proposed scheme converts the transition time increment into a voltage with a sensitivity of 0.50mV = ps, the simulation results show that the transition time increment can cause up to 80mV increment in the monitoring circuit output voltage. Third, it proposes a design for reliability technique to mitigate NBTI impact by applying a positive body bias to the PMOS transistors, simulations carried out on a 33-stage ring oscillator reveal that the technique reduces NBTI impact by 34% in 10 years operational life. To show its effectiveness, leakage overhead of the proposed technique is also analyzed.
    2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2011, Vancouver, BC, Canada, October 3-5, 2011; 01/2011
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A broad review the literature for Reliability- and Process-variation aware VLSI design shows a re-emergence of the topic as a core area of active research. Design of reliable circuits with unreliable components has been a challenge since the early days of electro-mechanical switches and have been addressed by elegant coding and redundancy techniques. And radiation hard design principles have been used extensively for systems affected by soft transient errors. Additional modern reliability concerns associated with parametric degradation of NBTI and soft-broken gate dielectrics and proliferation of memory and thin-film technologies add new dimension to reliability-aware design. Taken together, these device, circuit, architectural, and software based fault-tolerant approaches have enabled continued scaling of integrated circuits and is likely to be a part of any reliability qualification protocol for future technology generations.
    Reliability Physics Symposium (IRPS), 2011 IEEE International; 05/2011
  • [Show abstract] [Hide abstract]
    ABSTRACT: Reliability of electronic systems has been thoroughly investigated in literature and a number of analytical approaches at the design stage are already available via examination of the circuit-level reliability effects based on device-level models. Reliability estimation during operational life of an electronic system still lacks a solution especially for analog and mixed signal systems. The current work will present a novel technique for indirectly estimating reliability during operational life of an electronic system. Reliability simulations during the design stage of a potential critical performance parameter, sensitive to aging effects, over a range of input-stress voltages and working-stress temperatures have been used to generate a set of degradation values per unit time. These values are then used at the system level to estimate the degradation in that particular performance parameter and hence system reliability by regularly monitoring the input-stress voltages and working-stress temperatures. The simulation results conducted for an example target system in a LabVIEW environment show that the proposed technique is viable.
    Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2013 IEEE 16th International Symposium on; 01/2013