Conference Paper

Design of PC-programmable digital hearing-testing device

Dept. of Electr. & Comput. Eng., Univ. of Western Ontario, London, Ont.
DOI: 10.1109/CCECE.2005.1556919 Conference: Electrical and Computer Engineering, 2005. Canadian Conference on
Source: IEEE Xplore


The design of PC programmable digital hearing-testing device is described in this paper targeting the testing of hearing impairedness in a laboratory environment. It is used to measure the response of each ear at different frequencies and at different sound pressure level (SPL). The device input is the serial 12-bit data and 7-bit control signal from USB connection while the output signal is sound waves with frequency range from 20 Hz to 20 KHz. This device is designed and simulated in 0.18 mum CMOS technology. It is composed of digital components except for the active filter. The device is designed as a single chip to fit on a 32 Omega headphones and powered by 1.3 V supply. The device is designed without using any ADC and DAC converters. Improved designs of 12-bit counter, clock generator and control are proposed. PWM generator is designed using digital components only to provide more accuracy and reliability. A second order, Butter-worth active low-pass filter is used as demodulator. The SPL output of the device is PC controllable through the USB connection

Download full-text


Available from: Zine-Eddine Abid, Aug 11, 2014
32 Reads
  • [Show abstract] [Hide abstract]
    ABSTRACT: A model is described for predicting the harmonic levels introduced by the use of dead time in class-D, PWM-driven audio power output stages. The model demonstrates that the harmonic levels are a function of load impedance, modulation depth, dead time and switching frequency. In addition, measurements show that, for audio applications, dead time is the dominant cause of power stage nonlinearity
    Electronics Letters 07/1999; 35(12-35):950 - 952. DOI:10.1049/el:19990705 · 0.93 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: All analog circuits for a remotely controllable subminiature hearing aid are presented. It is feasible to integrate all circuits together with an I2L decoder on a single bipolar chip. The volume level and the cutoff frequency of a high-pass filter can be controlled. Besides, the device can be remotely switched at microphone and telephone coil, and switched into a standby mode. All circuits presented have been tested with a semicustom realization.
    Analog Integrated Circuits and Signal Processing 02/1993; 3(2):91-103. DOI:10.1007/BF01239367 · 0.47 Impact Factor
  • Conference Paper: Fast VLSI binary addition
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents novel architectures for fast binary addition which can be implemented using multiplexers only. Binary addition is carried out using a fast redundant-to-binary converter. It is shown that appropriate encoding of the redundant digits and recasting the binary addition as a redundant-to-binary conversion reduces the latency of addition from Wt<sub>fa</sub> to Wt<sub>mux</sub> where t<sub>fa</sub> and t<sub>mux</sub>, respectively, represent binary full adder and multiplexer delays, and W is the word-length. A family of fast converter architectures is developed based on tree-type (obtained using look-ahead techniques) and carry-select approaches. The carry-generation component is the critical component in redundant-to-binary conversion and binary addition. It is shown that, if the word-length, W, is a power of two, then all carry signals can be generated in log<sub>2</sub>Wt<sub>max </sub> time using W(log<sub>2</sub>W-1)+1 multiplexers using a tree-type converter. It is shown that fastest binary addition can be performed using (Wlog<sub>2</sub>W+1) multiplexers in time (log<sub>2</sub>W+1)t <sub>max</sub>. If the specified converter latency is greater than log <sub>2</sub>W<sub>mux</sub>, then a family of converters using fewest multiplexers can be designed based on carry-select approach. It is shown that the power consumption in carry-select adders is minimized by increasing the number of segments in the adder
    Signal Processing Systems, 1997. SIPS 97 - Design and Implementation., 1997 IEEE Workshop on; 12/1997
Show more