Conference Paper

ESD-induced internal core device failure: New failure modes in System-on-Chip (SOC) designs

Global Technol. Leader, Santa Clara, CA, USA
DOI: 10.1109/IWSOC.2005.58 Conference: System-on-Chip for Real-Time Applications, 2005. Proceedings. Fifth International Workshop on
Source: IEEE Xplore


With MOSFET scaling, increased design complexity, and multiple system power domains, ESD failures occur in internal core areas which are not connected to external package pins. A review of the various internal core device failure mechanisms and design recommendations are presented.

1 Follower
3 Reads
  • Source
    • "Introducing a valid-criterion and a fail-voltage together with the basic circuit elements in the models it is possible to use every circuit simulator for the calculations. 3.3 Possible hot spots in the core Possible victims for damage are interface devices between two or more voltage domains (Huh, 2005). In figure 2 a simplified product example is drawn with interfaces between different supply blocks. "
    [Show abstract] [Hide abstract]
    ABSTRACT: Verification of ESD safety on full chip level is a major challenge for IC design. Especially phenomena with their origin in the overall product setup are posing a hurdle on the way to ESD safe products. For stress according to the Charged Device Model (CDM), a stumbling stone for a simulation based analysis is the complex current distribution among a huge number of internal nodes leading to hardly predictable voltage drops inside the circuits. This paper describes an methodology for Human Body Model (HBM) simulations with an improved ESD-failure coverage and a novel methodology to replace capacitive nodes within a resistive network by current sources for CDM simulation. This enables a highly efficient DC simulation clearly marking CDM relevant design weaknesses allowing for application of this software both during product development and for product verification.
    Advances in Radio Science 01/2008; 6. DOI:10.5194/ars-6-245-2008
  • [Show abstract] [Hide abstract]
    ABSTRACT: During CDM-ESD testing, SoC (System on a Chip) designs may fail either in the pad ring or in the core circuitry, particularly at the power domain crossings. A specially designed test chip allows one to locate the sites at which ESD-induced damage occurs and also to investigate the efficacy of different CDM protection strategies.
    Reliability Physics Symposium (IRPS), 2011 IEEE International; 05/2011
  • [Show abstract] [Hide abstract]
    ABSTRACT: The issue on reliability of the device becomes more critical as power density of device progressively increases with advancement of technology nodes. Smaller transistor and hence thinner gate oxide implies transistors are more vulnerable against an Electrostatic Discharge (ESD) event. Among the test models in ESD, Charged Device Model (CDM) has greater potential to cause catastrophic damage to the device due to its faster and larger discharging current. To protect against a CDM event, power clamps are placed across the design to offer a low resistance discharge path. However, conventional power clamp placement method to place power clamps generally relies on design experience. In this work, we propose a power clamp placement algorithm that places power clamp at strategic location which can effectively minimize number of power clamps while achieving better protection against a CDM event compared to conventional approach.