Conference Paper

A 3.1 to 5 GHz CMOS DSSS UWB transceiver for WPANs

Sony Corp., Tokyo, Japan
DOI: 10.1109/ISSCC.2005.1493945 Conference: Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International
Source: IEEE Xplore

ABSTRACT A DSSS UWB transceiver using the 3.1 to 5 GHz band is implemented in 0.18 μm CMOS and includes a programmable pulse shaping circuit in the transmitter, an LNA with a NF of 4 dB and a 6th-order active LPF with a bandwidth of 500 MHz in the receiver. Die area of the transceiver is around 9 mm2. and the transceiver consumes 105 mW in the transmit mode and 280 mW in the receive mode from a 1.8 V supply.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A custom UWB transceiver chipset is presented that communicates in three 550 MHz-wide channels in the 3.1 to 5 GHz band by using pulse position modulation (PPM). The transmitter uses an all-digital architecture and calibration technique to synthesize pulses with programmable width and center frequency. No analog bias currents or RF oscillators are required in the transmitter. The receiver performs channel-selection filtering, energy detection, and bit-slicing. The receiver circuits operate at 0.65 V and 0.5 V, and can turn on in 2 ns for duty-cycled operation. The two chips are fabricated in a 90 nm CMOS process, and achieve a combined 2.5 nJ/bit at a data rate of 16.7 Mb/s.
    Ultra-Wideband, 2007. ICUWB 2007. IEEE International Conference on; 10/2007
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents an Ultra-Wide-Band transceiver based on a newly proposed double thresholding scheme. The scheme does not require any precise synchronization and thus is practical in ad-hoc networks. The proposed architecture has high noise and multi-path fading signal immunities. All analog blocks are activated in a short period called 'flashing' to suppress total average power. A tested chip is manufactured using 0.15μm FD-SOI CMOS technology. The measured average power is 299μW at 25kbps data-rate over the distance of 35cm.
    IEEE Symposium on VLSI Circuits; 06/2006
  • [Show abstract] [Hide abstract]
    ABSTRACT: A pulse modulator for ultra-wideband transmitters is designed and simulated using a 0.18-mum CMOS technology. 4-GHz carrier frequency is modulated into pulses with Gaussian envelop to push the spectrum to 3.1-5-GHz band. The transmitter brings low power operation due to digital structure, and high data transmission due to using I/Q modulation. The architecture of the modulator consists of Johnson counter, multiplier, adder and RF mixer. The key element in the design is ETSPC flip-flops (FFs) that fulfill high speed and low power requirements. The power-speed tradeoff is optimized by decreasing the size of the FFs, and using direct conversion structure for RF mixer. The power consumption of the modulator from a 1.8-V power supply is as low as 6 mW for the rate of 1 Gchip/s.
    Electronics, Circuits and Systems, 2006. ICECS '06. 13th IEEE International Conference on; 01/2007