Conference Paper

Issues and optimization of millisecond anneal process for 45 nm node and beyond

SoC Res. & Dev. Center, Toshiba Corp. Semicond. Co., Kanagawa, Japan
DOI: 10.1109/.2005.1469245 Conference: VLSI Technology, 2005. Digest of Technical Papers. 2005 Symposium on
Source: IEEE Xplore

ABSTRACT We have investigated millisecond anneal, such as laser spike annealing (LSA) and flash lamp annealing (FLA), which substitute for spike RTA as a dopant activation technology of source/drain extension for 45 nm node. Three key issues of gate leakage current, junction leakage current and pattern dependence were discussed from the integration and CMOSFETs performance viewpoint. We reported that LSA is the leading candidate for 45 nm node and beyond.

0 Bookmarks
 · 
62 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: Ultra shallow junctions are increasingly important to overcome short channel effects, and sub-millisecond annealing offers the ability to control diffusion while simultaneously offering high activation levels. The ultra-fast annealing process needs tight uniformity control to provide consistent device performance across the wafer. The ultratech LSA-100A system features scan pattern overlap flexibility and closed-loop process temperature control to achieve such uniformity control. Generally speaking, pattern effects can arise from reflectance variations of the incident radiation source used for annealing. The reflectance variation of a long wavelength source at Brewster's angle and p-polarization used for laser spike annealing is compared to a broad-based light source. By the use of a stress measurement technology, the coherent gradient sensing (CGS) interferometer, a detailed characterization of deformation induced during sub-millisecond laser annealing is obtained and is also related to the radiation source.
    01/2009;
  • [Show abstract] [Hide abstract]
    ABSTRACT: A simple analytical model that describes MOSFET operation in saturation from subthreshold to strong inversion is used to derive a new formulation of the intrinsic switching delay of the transistor. The proposed model follows the scaling trend of experimental ring-oscillator data better than the conventional CV / I metric. The historical trend of MOSFET performance scaling is examined, and it is shown that the continuous increase of the carrier velocity in the channel has been the main driver for the improved transistor performance with scaling. The dependence of velocity and mobility in recent strain-engineered devices is studied based on published experimental data, and a theory is proposed to justify this dependence. It is shown that the virtual-source velocity depends on low-field mobility more strongly than what was previously believed, in spite of the fact that state-of-the-art MOSFETs operate at 60%-65% of their ballistic limit. These observations will be used in Part II of this paper to explore the tradeoffs between key device parameters in order for the commensurate scaling of the device performance with its dimensional scaling to continue in the future high-performance CMOS generations.
    IEEE Transactions on Electron Devices 07/2008; · 2.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Recently, we reported significantly improved spatial resolution in scanning spreading resistance microscopy (SSRM) by measuring in a vacuum. In this paper, we demonstrate the 1-nm spatial resolution of SSRM in carrier profiling by comparing with the 3-D device simulation. The simulation results show that the accuracy of ultrashallow-junction delineation depends on the effective radius of the probe. The precisely measured junction depth corresponds to an effective probe radius of 0.5 nm. We attribute the high resolution to the elimination of parasitic resistances of the whole measuring circuit. Application to failure analysis of n-type metal-oxide-semiconductor field-effect transistors clarified the impact of halo-carrier profiles on Vth-roll-off characteristics.
    IEEE Electron Device Letters 08/2008; · 2.79 Impact Factor