Conference Paper

# Constructing zero-deficiency parallel prefix adder of minimum depth

Dept. of Comput. Sci. & Eng., UCSD, La Jolla, CA, USA;

DOI: 10.1109/ASPDAC.2005.1466481 Conference: Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific, Volume: 2 Source: DBLP

- [Show abstract] [Hide abstract]

**ABSTRACT:**Parallel Prefix addition is a technique for improving the speed of binary addition. Due to continuing integrating intensity and the growing needs of portable devices, low-power and high-performance designs are of prime importance. The classical parallel prefix adder structures presented in the literature over the years optimize for logic depth, area, fan-out and interconnect count of logic circuits. In this paper, a new architecture for performing 32-bit Parallel Prefix addition is proposed. The proposed 32-bit prefix adder is compared with several classical adders of same bit width in terms of power, delay and number of computational nodes. The results reveal that the proposed 32-bit Parallel Prefix adder has the least power delay product when compared with its peer existing Prefix adder structures. Tanner EDA tool was used for simulating the adder designs in the TSMC 180 nm and TSMC 130 nm technologies.LETTERS International Journal of Recent Trends in Engineering. 12/2009; 2. - [Show abstract] [Hide abstract]

**ABSTRACT:**Parallel Prefix addition is a technique for improving the speed of binary addition. Due to continuing integrating intensity and the growing needs of portable devices, low-power and high-performance designs are of prime importance. The classical parallel prefix adder structures presented in the literature over the years optimize for logic depth, area, fan-out and interconnect count of logic circuits. In this paper, a new architecture for performing 8-bit, 16-bit and 32-bit Parallel Prefix addition is proposed. The proposed prefix adder structures is compared with several classical adders of same bit width in terms of power, delay and number of computational nodes. The results reveal that the proposed structures have the least power delay product when compared with its peer existing Prefix adder structures. Tanner EDA tool was used for simulating the adder designs in the TSMC 180 nm and TSMC 130 nm technologies. - [Show abstract] [Hide abstract]

**ABSTRACT:**Parallel prefix addition is a technique for speeding up binary addition. Classical parallel prefix adder structures developed so far are optimized for logic depth, area, fan-out and interconnect count of logic circuits. Due to continuing integrating intensity and growing needs of portable devices, low-power and high-performance designs are of prime importance. A new technique, proposed for performing parallel prefix addition, has least power delay product in comparison with its peer prefix adder structures. Tanner EDA tool was used for simulation in TSMC 180 nm technology. Introduction VLSI Integer adders are used in arithmetic and logic units (ALU's), microprocessors and memory address-ing units. Speed of adder often decides minimum clock cycle time in a microprocessor. Parallel prefix adders (PPA) are derived from commonly known carry look ahead adders. PPA circuits use a tree network to reduce latency to 2

Data provided are for informational purposes only. Although carefully collected, accuracy cannot be guaranteed. The impact factor represents a rough estimation of the journal's impact factor and does not reflect the actual current impact factor. Publisher conditions are provided by RoMEO. Differing provisions from the publisher's actual policy or licence agreement may be applicable.