Conference Paper

System design issues for 3D system-in-package (SiP)

Inst. of Electron., Tampere Univ. of Technol., Finland
DOI: 10.1109/ECTC.2004.1319401 In proceeding of: Electronic Components and Technology Conference, 2004. Proceedings. 54th, Volume: 1
Source: IEEE Xplore

ABSTRACT Development in electronics is driven by device and market needs. This paper focuses on system design issues for three-dimensional packaging technology and discusses interconnection density, material compatibility, thermal management, electrical requirements, related to delay and noise. Microelectronics packaging has to provide all future devices, such as electronics, actuators, sensors, antennas, optical/photonic, MEMS, and biological solutions. However, a 3D package is a cost effective solution to save placement and routing area on board using several IC processes in the same module. System-in-package (SiP) can combine all the electronic requirements of a functional system or a subsystem in one package. The driving force is integration without compromising individual chip technologies. In this work, a stacked system-in-package structure has been studied. The thermo-mechanical behavior of packages has been analyzed by finite element analysis (FEA) and the correlation between the experimental test results and the modeling was analyzed. A stacked 3D package can contain multiple heat sources that produce high power density. Therefore, thermal management needs extra attention to ensure safe operating temperatures under all conditions. The thermal behavior of the package was modeled using FEA and a boundary condition independent (BCI) compact thermal model (CTM) was built based on simulation results. In addition, high-speed signal and interfering environment set quite stringent requirements for 3D devices. Crosstalk between vertical connections was simulated and measured. Measurements of S-parameters were done using a network analyzer. The frequency range was 45 MHz to 20 GHz.

0 Bookmarks
 · 
138 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: Reliability design is the technology that study measures in design process to increase reliability and reach the desired target. With the development of computer, the reliability design and analysis based on Finite Element Method (FEM) simulation technology has became an international and universal method. The paper introduced the application of FEM Simulation Technology on Reliability Design and Analysis of Electronic Components. In this paper, the thermal and vibration characteristics of electronic components were studied using FEM, for example, LED and gridded electron gun. Structural and technics design are studied to improve thermal and vibration reliability.
    01/2011;
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents 60 GHz BCB embedded bandpass filter (BPF) with a merit of the reduction of interconnect of Si-based System-In-Package (SIP) for millimerter-wave applications. Photosensitive BCB polymers placed between two Si substrates of the SIP serve as both bonding layer and RF substrate material of some embeddable passive components such as inductor, capacitor and filter. Indeed, it was chosen due to low dielectric constant, low tangent loss at higher frequencies, its multilayer manufacturability and easy bonding capability. For RF characterization of manufactured BCB embedded proto-type filter, vertical transition through BCB was designed and implemented to minimize signal loss from microstrip mode of filter to CPW one of probe. The total size of implemented embedded filter was 7.5 mm × 3.4 mm × 0.3 mm. The insertion loss of −13 dB including probe-toprobe loss and the return loss of −18 dB were measured at the center frequency of 65.5 GHz. In addition, the implemented filter has shown the 4 % 3-dB bandwidth at the same center frequency.
    Electronic Components and Technology Conference (ECTC), 2010 Proceedings 60th; 07/2010
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper explores the lead-free (Pb-free) solder reflow process to achieve high assembly yield and solder joint quality for a 3-D silicon-on-silicon flip chip package. Three parameters, which included soak time, peak temperature, and time above liquidus (TAL), were investigated using statistical analysis to identify the nonlinear effect (quadratic effect) of each factor as well as the interactions among the factors. Different reflow ambient gases such as air and nitrogen were investigated to understand the sensitivity of the yield under ambient gases. This paper also revealed that 100% assembly yield can be achieved with a wide process window on the structured silicon-on-silicon flip chip package under nitrogen reflow environment, by investigating 15 reflow profiles designed following the response surface methodology. Within the reflow process window, the solder joint intermetallic compound (IMC) thickness was measured by calculating the average IMC thickness using a mathematical integration method. It was concluded that an increase in TAL results in an increase of IMC thickness.
    IEEE Transactions on Components, Packaging, and Manufacturing Technology 01/2011; 1(11). · 1.26 Impact Factor