Conference Paper

System design issues for 3D system-in-package (SiP)

Inst. of Electron., Tampere Univ. of Technol., Finland
DOI: 10.1109/ECTC.2004.1319401 Conference: Electronic Components and Technology Conference, 2004. Proceedings. 54th, Volume: 1
Source: IEEE Xplore

ABSTRACT Development in electronics is driven by device and market needs. This paper focuses on system design issues for three-dimensional packaging technology and discusses interconnection density, material compatibility, thermal management, electrical requirements, related to delay and noise. Microelectronics packaging has to provide all future devices, such as electronics, actuators, sensors, antennas, optical/photonic, MEMS, and biological solutions. However, a 3D package is a cost effective solution to save placement and routing area on board using several IC processes in the same module. System-in-package (SiP) can combine all the electronic requirements of a functional system or a subsystem in one package. The driving force is integration without compromising individual chip technologies. In this work, a stacked system-in-package structure has been studied. The thermo-mechanical behavior of packages has been analyzed by finite element analysis (FEA) and the correlation between the experimental test results and the modeling was analyzed. A stacked 3D package can contain multiple heat sources that produce high power density. Therefore, thermal management needs extra attention to ensure safe operating temperatures under all conditions. The thermal behavior of the package was modeled using FEA and a boundary condition independent (BCI) compact thermal model (CTM) was built based on simulation results. In addition, high-speed signal and interfering environment set quite stringent requirements for 3D devices. Crosstalk between vertical connections was simulated and measured. Measurements of S-parameters were done using a network analyzer. The frequency range was 45 MHz to 20 GHz.

  • [Show abstract] [Hide abstract]
    ABSTRACT: Reliability design is the technology that study measures in design process to increase reliability and reach the desired target. With the development of computer, the reliability design and analysis based on Finite Element Method (FEM) simulation technology has became an international and universal method. The paper introduced the application of FEM Simulation Technology on Reliability Design and Analysis of Electronic Components. In this paper, the thermal and vibration characteristics of electronic components were studied using FEM, for example, LED and gridded electron gun. Structural and technics design are studied to improve thermal and vibration reliability.
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Design techniques for three-dimensional (3-D) ICs considerably lag the significant strides achieved in 3-D manu- facturing technologies. Advanced design methodologies for two-dimensionalcircuits are notsufficienttomanagetheadded complexity caused by the third dimension. Consequently, design methodologies that efficiently handle the added com- plexityandinherentheterogeneityof3-Dcircuitsarenecessary. These 3-D design methodologies should support robust and reliable3-Dcircuitswhileconsideringdifferentformsofvertical integration, such as system-in-package and 3-D ICs with fine grain vertical interconnections. Global signaling issues, such as clock and power distribution networks, are further exacerbated in vertical integration due to the limited number of package pins, the distance of these pins from other planes within the 3-D system, and the impedance characteristics of the through silicon vias (TSVs). In addition to these dedicated networks, global signaling techniques that incorporate the diverse traits of complex 3-D systems are required. One possible approach, potentially significantly reducing the complexity of intercon- nectissuesin 3-Dcircuits,is3-Dnetworks-on-chip(NoC).Design methodologies that exploit the diversity of 3-D structures to further enhance the performance of multiplane integrated systems are necessary. The longest interconnects within a 3-D circuit are those interconnects comprising several TSVs and traversing multiple physical planes. Consequently, minimizing the delay of the interplane nets is of great importance. By considering the nonuniform impedance characteristics of the interplane interconnects while placing the TSVs, the delay of these nets is decreased. In addition, the difference in electrical behavior between the horizontal and vertical interconnects suggests that asymmetric structures can be useful candidates for distributing the clock signal within a 3-D circuit. A 3-D test circuit fabricated with a 180 nm silicon-on-insulator (SOI) technology, manufactured by MIT Lincoln Laboratories, explor- ing several clock distribution topologies is described. Correct operation at 1 GHz has been demonstrated. Several 3-D NoC topologies incorporating dissimilar 3-D interconnect structures arereviewedasapromisingsolutionforcommunicationlimited systems-on-chip (SoC). Appropriate performance models are described to evaluate these topologies. Several forms of vertical integration, such as system-in-package and different candidate technologies for 3-D circuits, such as SOI, are considered. The techniques described in this paper address fundamental interconnect structures in the 3-D design process. Several interesting research problems in the design of 3-D circuits are also discussed.
    Proceedings of the IEEE 01/2009; 97(1). · 5.47 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper explores the lead-free (Pb-free) solder reflow process to achieve high assembly yield and solder joint quality for a 3-D silicon-on-silicon flip chip package. Three parameters, which included soak time, peak temperature, and time above liquidus (TAL), were investigated using statistical analysis to identify the nonlinear effect (quadratic effect) of each factor as well as the interactions among the factors. Different reflow ambient gases such as air and nitrogen were investigated to understand the sensitivity of the yield under ambient gases. This paper also revealed that 100% assembly yield can be achieved with a wide process window on the structured silicon-on-silicon flip chip package under nitrogen reflow environment, by investigating 15 reflow profiles designed following the response surface methodology. Within the reflow process window, the solder joint intermetallic compound (IMC) thickness was measured by calculating the average IMC thickness using a mathematical integration method. It was concluded that an increase in TAL results in an increase of IMC thickness.
    IEEE Transactions on Components, Packaging, and Manufacturing Technology 11/2011; 1(11). · 1.24 Impact Factor