Conference Paper

Compatibility of dual metal gate electrodes with high-k dielectrics for CMOS

Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA
DOI: 10.1109/IEDM.2003.1269290 Conference: Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International
Source: IEEE Xplore

ABSTRACT Dual metal electrodes such as Ru, Ru-Ta alloy, TaN and TaSiN were investigated on low EOT single layer HfO2 and stacked HfO2/SiO2 gate dielectrics. It was found that the work function values of metal gates on HfO2 and on SiO2 are similar. Thermal anneal studies of selected metals on the above dielectrics were also performed to evaluate the change in EOT and VFB values.

0 Bookmarks
 · 
91 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: In this present paper, a comprehensive drain current model incorporating the effects of channel length modulation has been presented for multi-layered gate material engineered trapezoidal recessed channel (MLGME-TRC) MOSFET and the expression for linearity performance metrics, i.e. higher order transconductance coefficients: , , , and figure-of-merit (FOM) metrics; , , IIP3 and 1-dB compression point, has been obtained. It is shown that, the incorporation of multi-layered architecture on gate material engineered trapezoidal recessed channel (GME-TRC) MOSFET leads to improved linearity performance in comparison to its conventional counterparts trapezoidal recessed channel (TRC) and rectangular recessed channel (RRC) MOSFETs, proving its efficiency for low-noise applications and future ULSI production. The impact of various structural parameters such as variation of work function, substrate doping and source/drain junction depth () or negative junction depth (NJD) have been examined for GME-TRC MOSFET and compared its effectiveness with MLGME-TRC MOSFET. The results obtained from proposed model are verified with simulated and experimental results. A good agreement between the results is obtained, thus validating the model.
    Journal of Semiconductor Technology and Science 01/2011; 11(3). · 0.58 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, a two-dimensional (2D) analytical sub-threshold model for a novel sub-50 nm multi-layered-gate electrode workfunction engineered recessed channel (MLGEWE-RC) MOSFET is presented and investigated using ATLAS device simulator to counteract the large gate leakage current and increased standby power consumption that arise due to continued scaling of SiO2-based gate dielectrics. The model includes the evaluation of surface potential, electric field along the channel, threshold voltage, drain-induced barrier lowering, sub-threshold drain current and sub-threshold swing. Results reveal that MLGEWE-RC MOSFET design exhibits significant enhancement in terms of improved hot carrier effect immunity, carrier transport efficiency and reduced short channel effects proving its efficacy for high-speed integration circuits and analog design. Copyright © 2008 John Wiley & Sons, Ltd.
    International Journal of Numerical Modelling Electronic Networks Devices and Fields 10/2008; 22(3):259 - 278. · 0.54 Impact Factor
  • Source

Full-text

Download
2 Downloads
Available from