Conference Paper

Prediction and verification of power/ground plane edge radiation excited by through-hole signal via based on balanced TLM and via coupling model

Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea
DOI: 10.1109/EPEP.2003.1250027 Conference: Electrical Performance of Electronic Packaging, 2003
Source: IEEE Xplore

ABSTRACT We introduce a modeling and simulation method to predict power/ground plane resonance and edge radiation coupled from the broken return current path of a through-hole signal via, and analyze the coupling and radiation mechanism. The approach is successfully verified with a series of measurements with various plane conditions.

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A new hybrid modeling method is proposed for the chip-package co-modeling and co-analysis. This method is designed to investigate the simultaneous switching noise (SSN) coupling paths and effects on the dc output voltage offset of the operational amplifier (OpAmp). It combines an analytical model of the circuit with a power distributed network (PDN) and interconnection models at the chip and package substrate. In order to validate the proposed model, CMOS OpAmp was fabricated using TSMC 0.25 mum. Then the dc output offset voltage of the OpAmp was measured by sweeping the SSN frequency from 10 MHz up to 3 GHz. It was successfully demonstrated that the experimental results are consistent with the predictions generated using the proposed model. We also confirmed that the dc offset voltage is strongly dependent on the SSN frequency and the PDN impedance profile of the chip-package hierarchical PDN. It shows the necessity for the chip-package co-modeling and simulation of the system-in-package designs.
    IEEE Transactions on Electromagnetic Compatibility 09/2009; · 1.33 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: As data communication speed increases beyond 10 Gbps, designing for optimal signal integrity becomes critical to ensure reliable data. In the high speed board/package design, designers are trying to eliminate or minimize all the impedance mismatches along the high speed signal path. When multilayer board is used to increase the signal density, via structures are unavoidable to connect the signal, ground and power supply traces on different layers. High speed via transitions usually bring impedance discontinuities with them which will cause signal reflections and distortions compromising signal integrity. The deterioration of signal integrity will generate additional jitter and decrease the data eye opening ultimately jeopardizing the reliability of the data. This paper addresses designing for signal integrity at 10 Gbps by comparing the signal integrity of single ended and differential through-hole vias for the designer. In each case, the impedance mismatch at the via transition can be minimized by optimizing a few parameters such as pitch size, via diameter, via height, excess via stub, antipad size and ground via locations. The impacts of these parameters are investigated with the help for a full-wave electromagnetic simulation and verified by measurements.
    Electronics Packaging Technology Conference, 2008. EPTC 2008. 10th; 01/2009
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The modeling and simulation results about the IC and package power/ground network have been depicted. With the modeling for broadband frequency region, the effect of each part in power/ground network on IC and package was analyzed in frequency domain.


1 Download
Available from