Conference Paper

A CMOS multi-channel 10Gb/s transceiver

Fujitsu Labs. Ltd., Kawasaki, Japan;
DOI: 10.1109/ISSCC.2003.1234212 Conference: Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International
Source: IEEE Xplore

ABSTRACT A quad 10Gb/s transceiver in 0.11μm CMOS communicates electric signals over balanced copper media. The transceiver uses a single 1.2V power supply and dissipates 415mW per channel. One PLL supplies a reference clock to two transmitter channels and two receiver channels. The transceiver contains analog front ends, clock recovery units, and 312MHz parallel interfaces.

0 Bookmarks
 · 
107 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: A low-power delay-locked loop (DLL)-based clock and data recovery (CDR) circuit with a high-frequency tolerance is presented. The design of DLL clock generator is based on an analytical approach to satisfy the jitter requirements of the system. Meanwhile, a novel analogue phase interpolator (PI) has been employed for fine delay adjustment of the recovered clock. Using a charge-pump-based PI, it is possible to simplify the control circuit considerably and hence reduce the system power consumption. To improve the frequency-tracking ability of the system, a frequency control loop is also added to the proposed CDR system. Designed in conventional 0.18 m CMOS technology and operating in 10 Gbps data rate, the entire circuit consumes 52 mW.
    IET Circuits Devices & Systems 11/2008; · 0.91 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper describes the design of a 2.5 to 3.2 Gbps clock and data recovery circuit using a second-order analog phase interpolator. The jitter transfer characteristics of the circuit meets jitter tolerance specification that allows the design to operate for multi-standards. The CDR circuit operates from 2.5 to 3.2 Gbps and achieves a 40 psec(pp) jitter, 60 nsec settling time; with a plusmn5000 ppm offset frequency deviation. The designed circuits have a low power consumption of 14.4 mW at a 1.2 V supply. The CDR circuit was implemented in a generic 0.13 mum CMOS digital process with an area of only 0.01 mm<sup>2</sup>.
    Microelectronics, 2007. ICM 2007. Internatonal Conference on; 01/2008
  • [Show abstract] [Hide abstract]
    ABSTRACT: A 20Gb/s simultaneous bidirectional transceiver uses a resistor-transconductor hybrid in a standard 0.11 mum CMOS process. The 7mW hybrid works in a continuous-time domain without any replica driver and eliminates the need for the precise matching between the replica- and main-driver characteristics
    Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International; 03/2006