Conference Paper

A 2.5-V CMOS wideband sigma-delta modulator

Instituto de Microelectronica de Sevilla
DOI: 10.1109/IMTC.2003.1208156 Conference: Instrumentation and Measurement Technology Conference, 2003. IMTC '03. Proceedings of the 20th IEEE, Volume: 1
Source: IEEE Xplore

ABSTRACT Not Available

Download full-text


Available from: Rocío Del Río, Sep 25, 2015
1 Follower
12 Reads
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents the design and test results of a fourth-order and sixth-order 14-bit 2.2-MS/s sigma-delta analog-to-digital converter (ADC). The analog modulator and digital decimator sections were implemented in a 0.35 μm CMOS double-poly triple-level metal 3.3-V process. The design objective for these ADC's was to achieve 85 dB signal-to-noise distortion ratio (SNDR) with less than 200 mW power dissipation. Both modulators employ a cascade sigma-delta topology. The fourth-order modulator consists of two cascaded second-order stages which include 1-bit and 5-bit quantizers, respectively. The sixth-order modulator has a 2-2-2 cascade structure and 1-bit quantizer at the end of each stage. An oversampling ratio of 24 was selected to give the best SNDR and power consumption with realizable gain-matching requirements between the analog and digital sections
    IEEE Journal of Solid-State Circuits 08/2000; 35(7). DOI:10.1109/4.848205 · 3.01 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Oversampled sigma-delta (EA) modulators offer numerous advantages for the realization of high-resolution analog-to-digital (A/D) converters. This paper explores how oversampling and feedback can be employed in high-resolution ΣΔ modulators to extend the signal bandwidth into the range of several megahertz when the oversampling ratio is constrained by technology limitations. A 2-2-1 cascaded multibit architecture suitable for operation from a 2.5-V power supply is presented, and a linearization technique referred to as partitioned data weighted averaging is introduced to suppress in-band digital-to-analog converter (DAC) errors. An experimental prototype based on the proposed topology has been integrated in a 0.5-μm double-poly triple-metal CMOS technology. Fully differential double-sampled switched-capacitor integrators enable the modulator to achieve 95-dB dynamic range at a 4-Msample/s Nyquist conversion rate with an oversampling ratio of 16. The experimental modulator dissipates 150 mW from a 2.5-V supply
    IEEE Journal of Solid-State Circuits 01/2002; 36(12-36):1887 - 1899. DOI:10.1109/4.972139 · 3.01 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The design of a high-resolution, high-speed, delta-sigma analog to-digital converter that operates from a single 3.3-V supply is presented. This supply voltage presents several design problems, such as reduced signal swing and nonzero switch resistance in the switched-capacitor circuits. These problems are tackled in this design by a careful optimization at the system level and by a detailed analysis of several circuit nonidealities. The converter uses a 2-1-1 cascade topology with optimized coefficients. For an oversampling-ratio of only 24, the converter achieves a signal-to-noise ratio of 87 dB, a signal-to-(noise+distortion) ratio of 82 dB, and an input dynamic range of 15 bits after comb filtering. The converter is sampled at 52.8 MHz, which results in the required signal bandwidth for asymmetrical digital subscriber line applications of 1.1 MHz. It is implemented in a 0.5-μm CMOS technology, in a 5-mm<sup>2</sup> die area, and consumes 200 mW from a 3.3-V power supply
    IEEE Journal of Solid-State Circuits 08/1999; 7(7-34):927 - 936. DOI:10.1109/4.772407 · 3.01 Impact Factor