Conference Paper

Automatic generation of digital cell libraries

Instituto de Informatica, Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil
DOI: 10.1109/SBCCI.2002.1137669 Conference: Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on
Source: IEEE Xplore

ABSTRACT This paper presents cell design flow - CDF, a tool for automatic generation of digital cell libraries. It is able to synthesize physical layouts of logic cells from truth table descriptions or Boolean equations. The tool is also able to generate a complete set of cells according to boundary conditions, such as the maximum number of cell inputs and the maximum number of serial transistors. The libraries provided by CDF are compatible to professional IC design environments, like Cadence and Mentor Graphics.

Download full-text


Available from: André Inácio Reis, Jun 17, 2015
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents the functional composition (FC), a new paradigm for combinational logic synthesis. FC is based on the following principles: (1) representation of logic functions as a bonded pair of functional/structural representations; (2) it starts from a set of initial functions; (3) simpler functions are associated to create more complex ones; (4) a partial order that enables dynamic programming is respected; (5) a set of allowed functions is maintained to reduce execution time/memory consumption. We present functional composition algorithms variants for Boolean factoring, AIG rewriting, minimum decision chain computation and SOP generation.
  • [Show abstract] [Hide abstract]
    ABSTRACT: In System-on-Chip (SoC) design, more and more pre-defined libraries such as standard cell library are required in order to reduce time-to-market and to ensure the functionality of complex systems. However, an amount of information such as technology parameters is needed to develop libraries. From the perspective of library providers, a crucial issue is how to deal with the specifications containing such information. Moreover, these specifications often have informality, inconsistency, and incompleteness problems. It results in increasing library development time and error. Therefore, we propose a formalism of the specifications for library development and a formal specification language based on XML.
    2013 IEEE 26th International SoC Conference (SOCC); 09/2013
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents an extensive analysis of transistor sizing for via-configurable regular fabrics. Different design aspects have been considered such as transistor stacking, logic gate drive strength options and critical delay paths. Performance degradation due to the use of transistor regular layout (TRL) is expected in comparison to standard cells, as a consequence of the loss in design flexibility. In this work, the speed and power consumption impact is evaluated when addressing such lithography-aware regular fabrics in digital integrated circuit design. Experimental results were obtained at the transistor level through electrical simulations, taking into account the predictive PTM 45nm CMOS parameters. The analysis presented herein can be easily extended to other technology nodes and fabrication processes.