Conference Proceeding

Chip size estimation based on wiring area

Dept. of Inf. & Media Sci., Univ. of Kitakyushu, Fukuoka, Japan;
02/2002; DOI:10.1109/APCCAS.2002.1115136 ISBN: 0-7803-7690-0 pp.113- 118 vol.2 In proceeding of: Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on, Volume: 2
Source: IEEE Xplore

ABSTRACT The placement of modules must be designed considering the routability and area reduction simultaneously. But as they are rather conflicting aims, it is not easy to devise a consistent method. The wiring is done on the routing graph and the compaction on the compaction graph. Therefore, only if these two graphs are so defined to reflect each other, is consistent placement possible. This paper points out the fact that if they are constructed based on the floorplan, these graphs are planar and dual to each other. Since the edges are in one-to-one correspondence, the congestion of wires in the routing graph is directly transformed to the length of the compaction graph. The idea is used for the whole layout design but this paper only describes an application to predict the chip area. Some experiments are also shown to be promising.

0 0
 · 
0 Bookmarks
 · 
15 Views
Data provided are for informational purposes only. Although carefully collected, accuracy cannot be guaranteed. The impact factor represents a rough estimation of the journal's impact factor and does not reflect the actual current impact factor. Publisher conditions are provided by RoMEO. Differing provisions from the publisher's actual policy or licence agreement may be applicable.

Keywords

area reduction
 
chip area
 
compaction graph
 
congestion
 
consistent method
 
consistent placement possible
 
dual
 
edges
 
graphs
 
modules
 
one-to-one correspondence
 
paper points
 
routing graph
 
two graphs
 
whole layout design
 

Y. Kubo