Conference Paper

Improving compression ratio, area overhead, and test applicationtime for system-on-a-chip test data compression/decompression

Dept. of Electron. & Comput. Sci., Southampton Univ.;
DOI: 10.1109/DATE.2002.998363 Conference: Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings
Source: IEEE Xplore

ABSTRACT Proposes a new test data compression/decompression method for systems-on-a-chip. The method is based on analyzing the factors that influence test parameters: compression ratio, area overhead and test application time. To improve compression ratio, the new method is based on a variable-length input Huffman coding (VIHC), which fully exploits the type and length of the patterns, as well as a novel mapping and reordering algorithm proposed in a pre-processing step. The new VIHC algorithm is combined with a novel parallel on-chip decoder that simultaneously leads to low test application time and low area overhead. It is shown that, unlike three previous approaches which reduce some test parameters at the expense of the others, the proposed method is capable of improving all the three parameters simultaneously. An experimental comparison on benchmark circuits validates the proposed method

  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper we present a novel image coding method, which adopts a nonlinear model based on hybrid fractal, we generalize 64 kinds of geometry transformations based on it. The process of selecting domain block and transforming modes is speeded up by defining eigenvalues. Based on the rapid matching strategy of range block's neighborhood, non-matching blocks are coded by truncation coding, and smooth blocks are coded by average coding and three-level qua-tree coding scheme. The compression performance of this method is excellent, especially in coding time
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: One of the major challenges in testing a system-on-chip is dealing with the large volume of test data. To reduce the volume of test data several test data compression techniques have been proposed. This paper mixes two encoding techniques to reduce test data volume. First we present a Multi Code compression (MCC) scheme based on different run-length coding techniques (Golomb, Frequency-Directed Run-length, alternating Run Length, Extended Frequency-Directed run length and IFDR). First, we apply double hamming distance based reordering techniques to the test vectors. Next, we present a new MCC scheme that utilizes all the advantageous properties of all the run-length based compression techniques into one single scheme resulting in higher compression ratio. Finally, we apply Huffman encoding technique to further improve the compression ratio. In addition, we present a generalised decompression architecture for this mixed RL-huffman based compression with a low area overhead. The effectiveness of the proposed scheme has been demonstrated by applying it to the test vectors for ISCAS'89 benchmark circuits generated using Synopsys Tetramax ATPG and MILEF ATPG, also a compression with other run length codes has been made.
  • [Show abstract] [Hide abstract]
    ABSTRACT: Growing test data volume and excessive test application time are two serious concerns in scan-based testing for SoCs. This paper presents an efficient test-independent compression technique based on block merging and eight coding (BM-8C) to reduce the test data volume and test application time. Test compression is achieved by encoding the merged blocks after merging consecutive compatible blocks with exact eight codewords. The proposed scheme compresses the pre-computed test data without requiring any structural information of the circuit under test. Therefore, it is applicable for IP cores in SoCs. Experimental results demonstrate that the BM-8C technique can achieve an average compression ratio up to 68.14 % with significant low test application time.
    Journal of Electronic Testing 12/2013; 29(6):849-859. · 0.45 Impact Factor