Conference Paper

Improving compression ratio, area overhead, and test applicationtime for system-on-a-chip test data compression/decompression

Dept. of Electron. & Comput. Sci., Southampton Univ.
DOI: 10.1109/DATE.2002.998363 Conference: Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings
Source: IEEE Xplore

ABSTRACT Proposes a new test data compression/decompression method for systems-on-a-chip. The method is based on analyzing the factors that influence test parameters: compression ratio, area overhead and test application time. To improve compression ratio, the new method is based on a variable-length input Huffman coding (VIHC), which fully exploits the type and length of the patterns, as well as a novel mapping and reordering algorithm proposed in a pre-processing step. The new VIHC algorithm is combined with a novel parallel on-chip decoder that simultaneously leads to low test application time and low area overhead. It is shown that, unlike three previous approaches which reduce some test parameters at the expense of the others, the proposed method is capable of improving all the three parameters simultaneously. An experimental comparison on benchmark circuits validates the proposed method

  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: A simple and effective compression method is proposed for multiple-scan testing. For a given test set, each test pattern is compressed from the view of slices. An encoding table exploiting seven types of frequently-occurring pattern is used. Compression is then achieved by mapping slice data into codewords. The decompression logic is small and easy to implement. It is also applicable to schemes adopting a single-scan chain. Experimental results show this method can achieve good compression effect.
    Etri Journal 06/2011; 33(3). DOI:10.4218/etrij.11.0110.0319 · 0.95 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Growing test data volume and excessive test application time are two serious concerns in scan-based testing for SoCs. This paper presents an efficient test-independent compression technique based on block merging and eight coding (BM-8C) to reduce the test data volume and test application time. Test compression is achieved by encoding the merged blocks after merging consecutive compatible blocks with exact eight codewords. The proposed scheme compresses the pre-computed test data without requiring any structural information of the circuit under test. Therefore, it is applicable for IP cores in SoCs. Experimental results demonstrate that the BM-8C technique can achieve an average compression ratio up to 68.14 % with significant low test application time.
    Journal of Electronic Testing 12/2013; 29(6):849-859. DOI:10.1007/s10836-013-5415-7 · 0.43 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This article presents a method for test data compression aiming at simultaneously reducing test data volume and test application time for the scan sequential circuits. Compatible columns in the test set are repeatedly merged such that test data in the corresponding scan cells can be shared. To decode the compressed test data, a scan chain disabling technique is employed. Experimental results for the large ISCAS’89 benchmarks have demonstrated that significant reductions in both test data volume and test application time can be achieved.
    Journal- Chinese Institute of Engineers 09/2012; 35(6):687-696. DOI:10.1080/02533839.2012.701871 · 0.21 Impact Factor