Conference Paper

D/A conversion: amplitude and time error mapping optimization

Mixed-signal Microelectron. Group, Tech. Univ., Eindhoven
DOI: 10.1109/ICECS.2001.957610 Conference: Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on, Volume: 2
Source: IEEE Xplore

ABSTRACT In this paper, an investigation is made of how the topology
dependent amplitude errors and time skews affect the output signal
distortion of a digital to analog converter (DAC). The time
nonlinearities caused by topology are highlighted as another obstacle
that limits the spurious free dynamic range (SFDR). It is shown that
proper error mapping can boost up the SFDR in addition to the obtainable
static accuracy. A general framework and analysis of the error transfer
is given and results of an efficient optimization algorithm are
presented

0 Bookmarks
 · 
32 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a 14 bit 200 MS/s current-steering DAC with a novel digital calibration technique called dynamic-mismatch mapping (DMM). By optimizing the switching sequence of current cells to reduce the dynamic integral nonlinearity in an I-Q domain, the DMM technique digitally calibrates all mismatch errors so that both the DAC static and dynamic performance can be significantly improved in a wide frequency range. Compared to traditional current source calibration techniques and static-mismatch mapping, DMM can reduce the distortion caused by both amplitude and timing mismatch errors. Compared to dynamic element matching, DMM does not increase the noise floor since the distortion is reduced, not randomized. The DMM DAC was implemented in a 0.14 μm CMOS technology and achieves a state-of-the-art performance of SFDR >; 78 dBc, IM3 <; -83 dBc and NSD <; -163 dBm/Hz in the whole 100 MHz Nyquist band.
    IEEE Journal of Solid-State Circuits 01/2011; 46(6):1371-1381. · 3.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Timing errors become dominant in dynamic performance of high-speed and high-resolution current-steering digital-to-analog converters (DACs). To improve the dynamic performance and relax the requirements of timing errors in circuit/layout design, a mapping technique, based on on-chip timing error measurement, was proposed. This mapping technique can significantly improve the dynamic performance, no matter if timing errors are interconnection-related or mismatch-related. Matlab simulation results show that the spurious-free dynamic range (SFDR) is improved, e.g. 30dB for linearly distributed interconnection-related timing errors and 10dB for randomly distributed mismatch-related timing errors.
    Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on; 06/2007
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper shows analytically and experimentally that properly-designed dynamic element matching (DEM) eliminates pulse shape, timing, and amplitude errors arising from component mismatches as sources of nonlinear distortion in high-resolution DACs. A set of sufficient conditions on the DEM encoder that ensure this effect, and a specific segmented DEM encoder that satisfies the sufficient conditions are presented. Unlike most previously published DEM encoders, the new DEM encoder's complexity does not grow exponentially with the number of bits of DAC resolution, so it is practical for high-resolution Nyquist-rate DACs. These analytical results are demonstrated experimentally with a 0.18 mum CMOS 14-bit DAC IC that has a sample rate of 100 MHz and worst case, single and two-tone spurious-free dynamic ranges of 83 dB and 84 dB, respectively, across the Nyquist band.
    IEEE Journal of Solid-State Circuits 10/2008; · 3.06 Impact Factor