Conference Paper

A scalable MPEG-4 video codec architecture for IMT-2000 multimedia applications

Toshiba Corp., Kawasaki
DOI: 10.1109/ISCAS.2000.856290 Conference: Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on, Volume: 2
Source: IEEE Xplore

ABSTRACT A scalable MPEG-4 video codec architecture is proposed to achieve
low power consumption and high cost-effectiveness for IMT-2000
multimedia applications. The MPEG-4 video codec consists of a 16-bit
multimedia-extended RISC processor and dedicated hardware accelerators,
which bring about both low power consumption and programmability. The
proposed architecture is extended and applied for the development of two
MPEG-4 LSIs. One is an MPEG-4 video codec LSI, which performs an MPEG-4
video encoding and decoding at 15 frames per second with quarter common
intermediate format. The other is an MPEG-4 audiovisual LSI, containing
three 16-bit RISC processors and a 16-Mbit embedded DRAM, executes the
major functions of 3GPP 3G-324M video telephony for IMT-2000
applications. By introducing the optimization of the embedded DRAM
configuration, clock gating technique, and low power motion estimation,
the MPEG-4 audiovisual LSI consumes only 240 mW when it activates MPEG-4
video SP@L1 codec, the AMR speech codec, and the H.223 annex B multiplex
at 60 MHz clock rate

0 Bookmarks
 · 
66 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Evolving video coding standards demand functional flexibility for implementations, not only at design time but also after fabrication. This paper presents a System-on-Chip design approach with a feasible combination of performance, scalability, programmability, area efficiency, and design time effort for a video encoder. The encoder is based on a homogeneous master-slave processor architecture. Each slave encodes a part of the frame in the Single Program Multiple Data (SPMD) data parallel model. Both shared and distributed memory architectures are presented. Design effort is reduced by identical program codes, automated assembly of software and hardware modules independent of the number and type of processors, as well as our flexible on-chip communication network called Heterogeneous IP Block Interconnection (HIBI). A case study implementation with two to ten simple ARM7 processors, 32-bit HIBI bus and non-optimized processor-independent software gives the performance from 6 to 53 fps for QCIF. The whole encoder area ranges from 173 to 770 kgates excluding the memories. The relation scales reasonably well to systems with more powerful processors and optimized code. The optimization of the communication network shows that with more than six slaves even a serial HIBI connection with 100 MHz speed is feasible. HIBI and the parallelization approach allow exploration and optimization of the communication both at the application and architecture layers.
    Journal of VLSI Signal Processing 01/2006; 44:79-95. · 0.73 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: For MPEG-4 texture coding, an efficient Interleaving DCT and IDCT Schedule (IDIS) is proposed. With this scheme, the DCT-Q-IQ-IDCT coding loop can be implemented with no buffers and least latency, which in turn makes the number of buffers for MC a minimum of two. Also by the characteristics of IDIS, a substructure sharing technique is applied for DC/AC prediction with Q and IQ to reduce hardware cost further. All the functions are integrated to comprise the block engine for texture coding operations in the MPEG-4 video standard. For a encoding sequence of 720×480 at 30 fps, real-time requirement can be achieved at 54 MHz. The proposed scheduling can be further applied to other video coding standards for a cost-effective SOC implementation.
    Multimedia and Expo, 2002. ICME '02. Proceedings. 2002 IEEE International Conference on; 02/2002
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper introduces a specific architecture including an infrastructural IP for functional verification and diagnostics, which is suitable for functional core-based testing of an MPEG4 SoC. Our advanced MPEG4 SoC results in a high complexity SoC with limited physical access to many different functional cores. The proposed test method provides direct monitoring and control for each core, which enables core verification at actual speed. It significantly decreases the verification time due to the large number of required test vectors in typical MPEG4 verification. Furthermore, it also makes the system scalable for functional core expansion due to upgrading of standards. The proposed infrastructural IP is also linked to PC-based interactive tools to simplify the verification of individual and integrated cores. It also provides detailed diagnostic data that enables simple system debugging. The debugging tools also feature test-pattern generation and simulation of expected values. Actual system implementation has shown full functionality of our proposed method.
    International Journal on Electrical Engineering and Informatics -Volume. 01/2009; 1(2).