Conference Paper

A scalable MPEG-4 video codec architecture for IMT-2000 multimedia applications

Toshiba Corp., Kawasaki
DOI: 10.1109/ISCAS.2000.856290 Conference: Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on, Volume: 2
Source: IEEE Xplore

ABSTRACT A scalable MPEG-4 video codec architecture is proposed to achieve
low power consumption and high cost-effectiveness for IMT-2000
multimedia applications. The MPEG-4 video codec consists of a 16-bit
multimedia-extended RISC processor and dedicated hardware accelerators,
which bring about both low power consumption and programmability. The
proposed architecture is extended and applied for the development of two
MPEG-4 LSIs. One is an MPEG-4 video codec LSI, which performs an MPEG-4
video encoding and decoding at 15 frames per second with quarter common
intermediate format. The other is an MPEG-4 audiovisual LSI, containing
three 16-bit RISC processors and a 16-Mbit embedded DRAM, executes the
major functions of 3GPP 3G-324M video telephony for IMT-2000
applications. By introducing the optimization of the embedded DRAM
configuration, clock gating technique, and low power motion estimation,
the MPEG-4 audiovisual LSI consumes only 240 mW when it activates MPEG-4
video SP@L1 codec, the AMR speech codec, and the H.223 annex B multiplex
at 60 MHz clock rate

  • Source
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper introduces a specific architecture including an infrastructural IP for functional verification and diagnostics, which is suitable for functional core-based testing of an MPEG4 SoC. Our advanced MPEG4 SoC results in a high complexity SoC with limited physical access to many different functional cores. The proposed test method provides direct monitoring and control for each core, which enables core verification at actual speed. It significantly decreases the verification time due to the large number of required test vectors in typical MPEG4 verification. Furthermore, it also makes the system scalable for functional core expansion due to upgrading of standards. The proposed infrastructural IP is also linked to PC-based interactive tools to simplify the verification of individual and integrated cores. It also provides detailed diagnostic data that enables simple system debugging. The debugging tools also feature test-pattern generation and simulation of expected values. Actual system implementation has shown full functionality of our proposed method.
    01/2009; 1(2). DOI:10.5614/itbj.ict.2009.3.1.4
  • [Show abstract] [Hide abstract]
    ABSTRACT: Interfacing RISC and DSP processors as Intellectual Property blocks for an MPEG-4 baseline video encoder is presented. Our previously presented Heterogeneous IP Block Interconnection (HIBI) architecture is used as a base for contemporary System-on-Chip implementations. Cost effective, general-purpose processor cores and DSPs lacking a native HIBI support need very low-delay interfacing units that are explained in detail in this paper. Interfaces are written in synthesisable VHDL and verified in Mentor Seamless CVE co-verification environment
    International Symposium on Circuits and Systems (ISCAS 2001), 6-9 May 2001, Sydney, Australia; 01/2001