Conference Paper

Algorithms promoting the use of dual supply voltages forpower-driven designs

EE Dept., Nat. Chung-Cheng Univ.;
DOI: 10.1109/ARVLSI.1999.756046 In proceeding of: Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on
Source: IEEE Xplore

ABSTRACT One recent approach for power reduction is to employ different supply voltages for different parts of a design. This paper presents optimization methods that promote the use of dual supply voltages for power-driven designs. We first propose an iterative gate sizing and voltage settling paradigm that progressively scales down the supply voltage under fixed timing constraint. Then, we propose a new physical layout style that supports dual supply voltages for cell-based designs. The new layout style can be automatically generated via a simulated annealing based placement algorithm. Experimental results using the MCNC benchmark circuits show that the proposed techniques produce very encouraging results

0 Bookmarks
 · 
57 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: In this paper we will consider how to select an optimal set of supply voltages and account for level conversion costs when optimizing the schedule of a resource dominated data path for minimum energy dissipation. An integer linear program (ILP) is presented for minimum energy schedules under latency, supply voltage, and resource constraints. The supply voltage assignment for each resource is modeled as fixed for all time. Schedules were generated for a variety of data path structures, resource and latency constraints. Resource constraints tended to limit the use of reduced supply voltages. With latency constraints loosened to 1.5× minimum latency, unlimited resources, and two power supplies, energy savings ranged from 53% to 70% compared to 5 V operation. When resource constraints were applied, savings dropped to a range of 46% to 58%. Loosened latency constraints resulted in increased use of lower supply voltages. With resource constraints un-changed and latency constraints of 2× minimum latency, energy savings increased to a range of 64% to 75%. In no case did three supplies decrease energy by more than 5% compared to two supplies
    Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE International Conference on; 11/1996
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Designers of MOS LSI circuits can take advantage of complex functional cells in order to achieve better performance. This paper discusses the implementation of a random logic function on an array of CMOS transistors. A graph-theoretical algorithm which minimizes the size of an array is presented. This method is useful for the design of cells used in conventional design automation systems.
    IEEE Transactions on Computers 06/1981; · 1.38 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: 1-V power supply high-speed low-power digital circuit technology with 0.5-μm multithreshold-voltage CMOS (MTCMOS) is proposed. This technology features both low-threshold voltage and high-threshold voltage MOSFET's in a single LSI. The low-threshold voltage MOSFET's enhance speed performance at a low supply voltage of 1 V or less, while the high-threshold voltage MOSFET's suppress the stand-by leakage current during the sleep period. This technology has brought about logic gate characteristics of a 1.7-ns propagation delay time and 0.3-μW/MHz/gate power dissipation with a standard load. In addition, an MTCMOS standard cell library has been developed so that conventional CAD tools can be used to lay out low-voltage LSI's. To demonstrate MTCMOS's effectiveness, a PLL LSI based on standard cells was designed as a carrying vehicle. 18-MHz operation at 1 V was achieved using a 0.5-μm CMOS process
    IEEE Journal of Solid-State Circuits 09/1995; · 3.06 Impact Factor