Conference Paper

Algorithms promoting the use of dual supply voltages forpower-driven designs

EE Dept., Nat. Chung-Cheng Univ.
DOI: 10.1109/ARVLSI.1999.756046 Conference: Advanced Research in VLSI, 1999. Proceedings. 20th Anniversary Conference on
Source: IEEE Xplore


One recent approach for power reduction is to employ different supply voltages for different parts of a design. This paper presents optimization methods that promote the use of dual supply voltages for power-driven designs. We first propose an iterative gate sizing and voltage settling paradigm that progressively scales down the supply voltage under fixed timing constraint. Then, we propose a new physical layout style that supports dual supply voltages for cell-based designs. The new layout style can be automatically generated via a simulated annealing based placement algorithm. Experimental results using the MCNC benchmark circuits show that the proposed techniques produce very encouraging results

7 Reads