Conference Proceeding

A generic implementation framework for FPGA based stereo matching

Space Centre for Satellite Navigation, Queensland Univ. of Technol., Brisbane, Qld.
01/1998; DOI:10.1109/TENCON.1997.648244 ISBN: 0-7803-4365-4 pp.461 - 464 vol.2 In proceeding of: TENCON '97. IEEE Region 10 Annual Conference. Speech and Image Technologies for Computing and Telecommunications., Proceedings of IEEE, Volume: 2
Source: IEEE Xplore

ABSTRACT This paper investigates the real time implementation requirements
for several stereo matching algorithms. The area-based matching
techniques sum of absolute differences (SAD), sum of squared differences
(SSD), and normalised cross correlation (NCC) are considered as well as
the non-parametric census and rank methods. A generic stereo matching
framework is presented and algorithm specific implementation
requirements compared. The suitability of field programmable gate array
(FPGA) based custom computers to the stereo matching problem is
discussed and the use of partial reconfigurability and adaptive stereo
vision is suggested

0 0
 · 
0 Bookmarks
 · 
18 Views
  • Source
    Conference Proceeding: Efficient ASIC implementation of a real-time depth mapping stereo vision system
    M. Kuhn, S. Moser, O. Isler, F.K. Gurkaynak, A. Burg, N. Felber, H. Kaeslin, W. Fichtner
    [show abstract] [hide abstract]
    ABSTRACT: This paper presents a fast and area-efficient implementation of a real-time stereo vision algorithm for spatial depth mapping. The design combines two well-known area-based approaches to stereo matching and includes an occlusion detection method. Hardware efficiency is achieved by storing only partial images on-chip, avoiding full-sized frame buffers. A low-latency dataflow-oriented structure makes it possible to process 256×192 pixel. Input streams with a rate in excess of 50 frames per second, amounting to more than 54 million pixel × disparity measurements per second (PDS) (for a 25-pixel disparity range), or roughly 18 GOPS. The design has been integrated in a 0.25 μm standard CMOS technology and occupies an area of less than 3 mm<sup>2</sup>.
    Circuits and Systems, 2003 IEEE 46th Midwest Symposium on; 01/2004
  • Source
    Article: Flexible Hardware-Based Stereo Matching
    Ambrosch Kristian, Kubinger Wilfried, Humenberger Martin, Steininger Andreas
    [show abstract] [hide abstract]
    ABSTRACT: To enable adaptive stereo vision for hardware-based embedded stereo vision systems, we propose a novel technique for implementing a flexible block size, disparity range, and frame rate. By reusing existing resources of a static architecture, rather than dynamic reconfiguration, our technique is compatible with application specific integrated circuit (ASIC) as well as field programmable gate array (FPGA) implementations. We present the corresponding block diagrams and their implementation in our hardware-based stereo matching architecture. Furthermore, we show the impact of flexible stereo matching on the generated disparity maps for the sum of absolute differences (SADs), rank, and census transform algorithms. Finally, we discuss the resource usage and achievable performance when synthesized for an Altera Stratix II FPGA.
    EURASIP Journal on Embedded Systems. 01/2009;
  • Source
    Conference Proceeding: Extending two non-parametric transforms for FPGA based stereo matching using bayer filtered cameras
    K. Ambrosch, M. Humenberger, W. Kubinger, A. Steininger
    [show abstract] [hide abstract]
    ABSTRACT: Stereo vision has become a very interesting sensing technology for robotic platforms. It offers various advantages, but the drawback is a very high algorithmic effort. Due to the aptitude of certain non-parametric techniques for field programmable gate array (FPGA) based stereo matching, these algorithms can be implemented in highly parallel design while offering adequate real-time behavior. To enable the provision of color images by the stereo sensor for object classification tasks, we propose a technique for extending the rank and the census transform for increased robustness on gray scaled Bayer patterned images. Furthermore, we analyze the extended and the original algorithmspsila behavior on image sets created in controlled environments as well as on real world images and compare their resource usage when implemented on our FPGA based stereo matching architecture.
    Computer Vision and Pattern Recognition Workshops, 2008. CVPRW '08. IEEE Computer Society Conference on; 07/2008

Show more

Data provided are for informational purposes only. Although carefully collected, accuracy cannot be guaranteed. The impact factor represents a rough estimation of the journal's impact factor and does not reflect the actual current impact factor. Publisher conditions are provided by RoMEO. Differing provisions from the publisher's actual policy or licence agreement may be applicable.

Keywords

algorithms
 
area-based
 
custom computers
 
paper investigates
 
partial reconfigurability
 
rank methods
 
real time implementation requirements
 
SAD
 
techniques sum