Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation

Intel Corp., Folsom
IEEE Transactions on Device and Materials Reliability (Impact Factor: 1.52). 04/2008; DOI: 10.1109/TDMR.2008.915629
Source: IEEE Xplore

ABSTRACT The integration density of state-of-the-art electronic systems is limited by the reliability of the manufactured integrated circuits at a desired circuit density. Design rules, operating voltages, frequencies, and temperatures are precisely chosen to ensure correct product functional operation over its intended lifetime. Thus, in order to obtain the overall performance and functionality bounded by various design and manufacturing constraints, the integrated circuit reliability must be modeled and analyzed at the very beginning of design stages. This paper reviews some of the most important intrinsic wearout mechanisms of MOSFETs (including hot-carrier injection, time-dependent dielectric breakdown, and negative bias temperature instability) and introduces new accelerated-lifetime and SPICE compact models of these wearout mechanisms. Based on these circuit-aging models, a new SPICE reliability simulation approach is proposed and demonstrated with a simplified SRAM design on a commercial 90-nm technology to help designers understand device-failure behaviors, predict circuit reliability, and improve product robustness.

1 Bookmark
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, we have developed a framework to study wearout of state-of-the-art microprocessor systems. Taking into account the detailed thermal and electrical stress profiles, which are determined by running benchmarks on the system, we present a methodology to accurately estimate the lifetime due to each mechanism. The lifetime-limiting blocks and paths of a circuit are highlighted using standard benchmarks.
    Advances in Sensors and Interfaces (IWASI), 2013 5th IEEE International Workshop on; 01/2013
  • [Show abstract] [Hide abstract]
    ABSTRACT: The Compact Model Council (CMC) commissioned a subcommittee to develop a standard in the area of reliability-induced aging modeling and simulation. The subcommittee proposed requirements for a standard application programming interface (API) for aging simulation. This paper presents the requirements of a simulation framework for reliability analysis of circuits in the SPICE environment.
    Compact Model Council; 01/2013
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: We propose a new circuit level reliability evaluation methodology. The proposed methodology is based on a divide and conquer approach, which enjoys the benefits of device level accuracy and of block level efficiency. At the core of the reliability estimation engine lies a Monte Carlo algorithm which works with failure times modeled as Weibull and lognormal distributions for major wearout mechanisms: time dependent dielectric break down, negative bias temperature instability, electromigration, thermal cycling, and stress migration. As a case study, we demonstrate how the proposed reliability evaluation technique can be applied to a Network-on-Chip router to identify the most vulnerable subblocks, which represent the reliability bottlenecks of the router.
    International Conference on VLSI and System-on-Chip (VLSI-SoC); 01/2012


Available from