Article

Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation

Intel Corp., Folsom
IEEE Transactions on Device and Materials Reliability (Impact Factor: 1.54). 04/2008; 8(1):98 - 121. DOI: 10.1109/TDMR.2008.915629
Source: IEEE Xplore

ABSTRACT The integration density of state-of-the-art electronic systems is limited by the reliability of the manufactured integrated circuits at a desired circuit density. Design rules, operating voltages, frequencies, and temperatures are precisely chosen to ensure correct product functional operation over its intended lifetime. Thus, in order to obtain the overall performance and functionality bounded by various design and manufacturing constraints, the integrated circuit reliability must be modeled and analyzed at the very beginning of design stages. This paper reviews some of the most important intrinsic wearout mechanisms of MOSFETs (including hot-carrier injection, time-dependent dielectric breakdown, and negative bias temperature instability) and introduces new accelerated-lifetime and SPICE compact models of these wearout mechanisms. Based on these circuit-aging models, a new SPICE reliability simulation approach is proposed and demonstrated with a simplified SRAM design on a commercial 90-nm technology to help designers understand device-failure behaviors, predict circuit reliability, and improve product robustness.

Download full-text

Full-text

Available from: Xiaojun Li, Nov 23, 2014
2 Followers
 · 
272 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: We propose a new circuit-level vulnerability and reliability evaluation methodology and utilize it to develop a lifetime aware floorplanning strategy. Our work is motivated by increasingly adverse aging failure mechanisms, which have made reliability a growing fundamental challenge in the design of integrated circuits. Because the proposed methodology is based on a divide-and-conquer approach, it enjoys the benefits of transistor level accuracy and of block-level efficiency. At the core of the lifetime estimation engine lies a Monte Carlo algorithm which works with failure times modeled as Weibull and lognormal distributions for several aging mechanisms including time-dependent dielectric breakdown, negative bias temperature instability, electromigration, thermal cycling, and stress migration. To demonstrate the value of the proposed reliability evaluation methodology and floorplanning strategy, we apply them to a network-on-chip router design example. The new floorplanning approach is able to find floorplans with up to 15% difference in the lifetime of the router design. In addition, the proposed reliability evaluation methodology identifies the routing computation and virtual channel allocation units as the most vulnerable subblocks of the design. Such information can be very useful to designers to predict circuit and system mean time to failure and to focus on cost-effective design techniques targeted at specific parts of the design to improve its lifetime.
    IEEE Transactions on Device and Materials Reliability 03/2013; 13(1):192-202. DOI:10.1109/TDMR.2012.2228862 · 1.54 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Microelectronics device reliability has been improving with every generation of technology whereas the density of the circuits continues to double approximately every 18 months. We studied field data gathered from a large fleet of mobile communications products that were deployed over a period of 8 years in order to examine the reliability trend in the field. We extrapolated the expected failure rate for a series of microprocessors and found a significant trend whereby the circuit failure rate increases approximately half the rate of the technology, going up by approximately √2 in that same 18 month period.
    Reliability and Maintainability Symposium (RAMS), 2013 Proceedings - Annual; 01/2013
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The continuous scaling in transistor dimensions for improving speed and functionality turns device reliability one of the major concerns for nanometer design. This work aims to evaluate the effects of three aging mechanisms acting on the CMOS logic gate reliability for different styles and topologies. Electrical simulations associated to analytical and Spice wearout models are used to compute the circuit degradation. Simulation results reveal that the restructuring of intra-cell transistor networks avoids up to 17% of delay increase due to aging, while the decomposition of single stage circuits into multi-stage topologies tends to produce worse results in terms of performance aging depreciation.
    Microelectronics Reliability 09/2012; 52(9):1822–1826. DOI:10.1016/j.microrel.2012.06.092 · 1.21 Impact Factor