Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation

Intel Corp., Folsom
IEEE Transactions on Device and Materials Reliability (Impact Factor: 1.89). 04/2008; 8(1):98 - 121. DOI: 10.1109/TDMR.2008.915629
Source: IEEE Xplore


The integration density of state-of-the-art electronic systems is limited by the reliability of the manufactured integrated circuits at a desired circuit density. Design rules, operating voltages, frequencies, and temperatures are precisely chosen to ensure correct product functional operation over its intended lifetime. Thus, in order to obtain the overall performance and functionality bounded by various design and manufacturing constraints, the integrated circuit reliability must be modeled and analyzed at the very beginning of design stages. This paper reviews some of the most important intrinsic wearout mechanisms of MOSFETs (including hot-carrier injection, time-dependent dielectric breakdown, and negative bias temperature instability) and introduces new accelerated-lifetime and SPICE compact models of these wearout mechanisms. Based on these circuit-aging models, a new SPICE reliability simulation approach is proposed and demonstrated with a simplified SRAM design on a commercial 90-nm technology to help designers understand device-failure behaviors, predict circuit reliability, and improve product robustness.


Available from: Xiaojun Li, Nov 23, 2014
  • Source
    • "Different types of aging mechanisms have been reported for the current generation of CMOS designs, e.g. Negative/positive biased temperature instability (NBTI/PBTI), time-dependent dielectric breakdown (TDDB), hot carrier injection (HCI) or electromigration (EM) [4]. The main causes of these effects are environmental and electrical stress. "
    [Show abstract] [Hide abstract]
    ABSTRACT: Aging effects in nano-scale CMOS circuits impair the reliability and Mean Time to Failure (MTTF) of embedded systems. Especially for FPGAs that are manufactured in the latest technology node, aging is amajor concern. We introduce the first cross-layer aging-aware placement method for accelerators in FPGA-based runtime reconfigurable architectures. It optimizes stress distribution by accelerator placement at runtime, i.e. to which reconfigurable region an accelerator shall be reconfigured. Additionally, it optimizes logic placement at synthesis time to diversify the resource usage of individual accelerators, i.e. which CLBs of a reconfigurable region shall be used by an accelerator. Both layers together balance the intra- and inter-region stress induced by the application workload at negligible performance cost. Experimental results show significant reduction of maximum stress of up to 64% and 35%, which leads to up to 177% and 14% MTTF improvement relative to state-of- the-art methods w.r.t. HCI and BTI aging, respectively.
    IEEE/ACM International Conference on Computer-Aided Design (ICCAD’15), Austin, TX, USA; 11/2015
  • Source
    • "In order to identify the reliability hotspots, we need to be able to turn the degradation on or off for each transistor or transistor pair. In [22], degradation-based reliability simulation methods for analog circuits are reviewed. These methods are based on the physical failure mechanisms. "
    [Show abstract] [Hide abstract]
    ABSTRACT: Failure due to aging mechanisms is an important concern for RF circuits. In-field aging results in continuous degradation of circuit performances before they cause catastrophic failures. In this regard, the lifetime of RF/analog circuits, which is defined as the point where at least one specification fails, is not just determined by aging at the device level, but also by the slack in the specifications, process variations, and the stress conditions on each of the devices. In this paper, we present a methodology for analyzing, monitoring, and mitigating performance degradation in cross-coupled LC oscillators caused by aging mechanisms in MOSFET devices. At design time, we identify reliability hot spots and concentrate our efforts on improving these components. We aim at altering degradation patterns of important performance parameters, thereby improving the lifetime of the circuit with low area and no performance impact. We use simulations based on verified aging models to evaluate the monitoring and mitigation techniques and show that the proposed methods can increase the lifetime of the devices with no impact on the initial performance.
    VLSI Test Symposium (VTS), 2014 IEEE 32nd; 04/2014
  • Source
    • "In this paper, we utilize typical values of these parameters [32] "
    [Show abstract] [Hide abstract]
    ABSTRACT: We propose a new circuit-level vulnerability and reliability evaluation methodology and utilize it to develop a lifetime aware floorplanning strategy. Our work is motivated by increasingly adverse aging failure mechanisms, which have made reliability a growing fundamental challenge in the design of integrated circuits. Because the proposed methodology is based on a divide-and-conquer approach, it enjoys the benefits of transistor level accuracy and of block-level efficiency. At the core of the lifetime estimation engine lies a Monte Carlo algorithm which works with failure times modeled as Weibull and lognormal distributions for several aging mechanisms including time-dependent dielectric breakdown, negative bias temperature instability, electromigration, thermal cycling, and stress migration. To demonstrate the value of the proposed reliability evaluation methodology and floorplanning strategy, we apply them to a network-on-chip router design example. The new floorplanning approach is able to find floorplans with up to 15% difference in the lifetime of the router design. In addition, the proposed reliability evaluation methodology identifies the routing computation and virtual channel allocation units as the most vulnerable subblocks of the design. Such information can be very useful to designers to predict circuit and system mean time to failure and to focus on cost-effective design techniques targeted at specific parts of the design to improve its lifetime.
    IEEE Transactions on Device and Materials Reliability 03/2013; 13(1):192-202. DOI:10.1109/TDMR.2012.2228862 · 1.89 Impact Factor
Show more