Article

Offset wide-recessed In0.49GaP/Al0.45GaAs barrier E-pHEMT with high current density

Sch. of Electr. Eng. & Comput. Sci., Seoul Nat. Univ., South Korea
Electronics Letters (Impact Factor: 1.07). 04/2006; DOI: 10.1049/el:20063872
Source: IEEE Xplore

ABSTRACT An offset wide-recessed In0.49GaP/Al0.45GaAs barrier enhancement-mode p-HEMT (E-pHEMT) with high drain current density has been developed. Achieving high gate-turn-on voltage and reducing source access resistance (RS) were the aims for the high current density E-pHEMT. The wide bandgap Al0.45GaAs barrier enabled the application of high VGS to the gate. RS was reduced by using an In0.49GaP etch stop layer with low surface defect density and reducing the source to gate spacing (LSG). An offset wide-recess to the E-pHEMT was applied to enhance breakdown voltage without increasing RS. The offset wide-recessed 0.5 μm gate E-pHEMT showed a drain current density of 440 mA/mm at VGS=1.5 V and an off-state breakdown voltage of over 21 V.

0 Followers
 · 
80 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: A process technology for a pseudomorphic high electron mobility transistor (P-HEMT) with an offset-gate structure has been developed for millimeter-wave monolithic microwave ICs (MMICs). A HEMT with the offset-gate structure showed both reduced gate-to-drain capacitance and drain conductance compared with a device with a non-offset-gate structure. The device showed a maximum available gain (MAG) of 9 dB at 77 GHz. The device was applied to a 77 GHz three-stage power amplifier, which showed a small-signal gain of 16.5 dB. Under preliminary life testing, this amplifier showed a stable small-signal gain for over 160 hours of testing at 175°C.
    Japanese Journal of Applied Physics 03/1998; 37:1373-1376. DOI:10.1143/JJAP.37.1373 · 1.06 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: The voltage breakdown behavior of a number of different MESFET structures has been investigated using a two-dimensional numerical model. The site of the avalanche is found to be under the drain edge of the gate in recessed devices under all bias conditions, but moves towards the drain contact in planar structures when the channel is not pinched off. The dependence of the breakdown voltage on a variety of geometrical and physical variables has been studied. In particular the surface is shown to play an important part in determining the breakdown voltage.
    IEEE Transactions on Electron Devices 11/1982; DOI:10.1109/T-ED.1982.20913 · 2.36 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: Highly efficient enhance/depletion (E/D) dual-gate HEMT's for use in high-power linear amplifiers with a single biasing supply are demonstrated. These devices include platinum buried gates to realize a single biasing supply. A double-heterostructure and a GaAs/InGaAs/GaAs superlattice channel were adopted to obtain a good linearity and a large gain. An E/D dual-gate field effect transistors (FET) structure is also adopted to improve the gain and efficiency. High output power of 24 dBm, high power gain of 24 dB, and high power-added-efficiency of 46% for the gate width of 4-mm sample were obtained under conditions with a 1.5-GHz Japan Personal Digital Cellular (PDC) standard and with a +3.5 V single biasing supply
    IEEE Transactions on Electron Devices 07/1998; DOI:10.1109/16.678503 · 2.36 Impact Factor