Article

Interface state generation during electrical stress in n-channel undoped hydrogenated polysilicon thin-film transistors

Lab. de Phys. des Composants a Semicond., ENSERG, Grenoble
Electronics Letters (Impact Factor: 1.07). 12/1998; DOI: 10.1049/el:19981616
Source: IEEE Xplore

ABSTRACT Interface state generation effects due to hot carrier phenomena
are studied in n-channel undoped hydrogenated polysilicon thin-film
transistors under on-current bias-stress conditions. At the initial
stages of stressing, interface states are created as well as hot hole
trapping. As the stress process proceeds further, a saturation of the
density of generated interface states was found after which hot electron
injection into the gate oxide becomes the most important factor in
further device degradation

0 Bookmarks
 · 
68 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: This work studies reliability after dc and ac hot-carrier stress of polysilicon thin-film transistors (poly-Si TFTs) with single-channel and ten-nanowire channels, respectively. For single-channel (S1) poly-Si TFT, the device characteristics degradation under ac hot-carrier stress is severer than dc stress. In addition, the V<sub>th</sub> and SS variation increases with the frequency increasing from 1 K Hz to 1 MHz. On the contrary, for tennanowire channels (M10) tri-gate poly-Si TFT, the V<sub>th</sub> and SS variation is much lower than the S1 TFT with different stressing frequency. These results indicate that the M10 TFT has less deep state generation after dc and ac stress. Because the M10 TFT has more effective NH<sub>3</sub> plasma passivation than that of S1 TFT due to the ten split nanowire channels has wide NH<sub>3</sub> plasma passivation area. Moreover, M10 TFT has robust tri-gate control can reduce the lateral electrical field and its penetration from the drain to reduce hot-carrier effect. In ac stress study, the device degradation is dependent on the pulse falling time rather than rising time. In temperature study, the device degradation is improved as the operation temperature increasing from 25degC to 75degC.
    Nanotechnology, 2007. IEEE-NANO 2007. 7th IEEE Conference on; 09/2007
  • [Show abstract] [Hide abstract]
    ABSTRACT: We applied hot carrier stress in excimer laser annealed n-channel polycrystalline thin film transistors (polysilicon TFTs) with large grain size. Two diff erent modes of degradation were observed for electrically identical devices: one' rapid and efficient and another almost negligible degradation. We believe that hot carrier stress in polysilicon TFTs is strongly dependent on structural nonĀ­ uniformity. Leakage current measurements as well as analytical studies were performed in order to identify the mechanisms responsible for the device degradation.
    01/1999;
  • [Show abstract] [Hide abstract]
    ABSTRACT: Leakage current evolution during two different modes of electrical stressing in hydrogenated-undoped n-channel polysilicon thin film transistors (TFTs) is studied in this work. On-state bias stress (high drain bias and positive gate bias) and off-state bias stress (high drain bias and negative gate bias) were performed in order to study the degradation of the leakage current. It is found that during off-state bias stress the gate oxide is more severely damaged than the SiO2-polySi interface. In contrast, during on-state bias stress, two different degradation mechanisms were detected which are analyzed.
    Microelectronics Reliability 01/1999; 39(6):885-889. · 1.21 Impact Factor