Write Disturbance Modeling and Testing for MRAM

Nat. Tsing Hua Univ., Hsinchu
IEEE Transactions on Very Large Scale Integration (VLSI) Systems (Impact Factor: 1.14). 04/2008; DOI: 10.1109/TVLSI.2007.915402
Source: IEEE Xplore

ABSTRACT The magnetic random access memory (MRAM) is considered one of the potential candidates that will replace current on-chip memories (RAM, EEPROM, and flash memory) in the future. The MRAM is fast and does not need a high supply voltage for read/write operations, and is compatible with the CMOS technology. It can also endure almost unlimited read/write cycles. These combined advantages of RAM and flash memory make it a potential choice for SOC. In this paper, we present the write disturbance fault (WDF) model for MRAM, i.e., a fault that affects the data stored in the MRAM cells due to excessive magnetic field during the write operation. We also construct the SPICE macro model for the magnetic tunneling junction (MTJ) device of the toggle MRAM to obtain circuit simulation results. We then present an MRAM fault simulator called RAMSES-M, based on which we derive the shortest test for the proposed WDF model. The test is shown to be better and more robust as compared with the conventional March C-test algorithm. We also present a March 17 N diagnosis algorithm for identifying WDF. A 1 Mb MRAM chip has been designed and fabricated using a CMOS-based 0.18-mum technology. The proposed WDF model is justified by chip measurement results, with the march test results reported. Finally, specific MRAM fault behavior and test issues are discussed.

  • [Show abstract] [Hide abstract]
    ABSTRACT: Magnetic random access memory (MRAM) is an emerging nonvolatile memory, which is widely studied for its high speed, high density, small cell size, and almost unlimited endurance. However, for deep-submicrometer process technologies, significant variation in the MRAM cells' operating condition results in write failures in cells and reduces the production yield. Memory designers have to characterize failed MRAM chips to find a suitable current level for reconfiguring their write current, which is time consuming. In this paper, we propose an efficient operating-current search method and the corresponding built-in circuit for toggle MRAM, which can rapidly find the minimal operating current. With the built-in search circuit, an MRAM chip can dynamically configure its write current through few tester channels. The resulting chip works correctly and consumes lower power. Production yield, thus, can be increased while the test cost is greatly reduced. We also present a generator of the circuit, which determines the circuit parameters according to the memory specifications and user requirements, and automatically generates the corresponding modules.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems 07/2013; 21(7):1260-1270. DOI:10.1109/TVLSI.2012.2207136 · 1.14 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: A physically-based behavioral model for a toggle mode magnetic random access memory (MRAM) cell, developed in Verilog-A is presented. The model describes the magnetic behavior of two single-domain, magnetic free-layers coupled through exchange and magnetostatic interactions. The model also includes spin-dynamic effects. The external interface to the model is electrical in nature, consisting of input currents on the word and bit lines and an output in the form of a magnetoresistance based on the orientation of one of the free layers. The model faithfully reproduces toggling of the magnetic state (reversal of magnetization directions of the two layers through an intermediate spin flop state) in response to a conventional box field stimulus. The model will facilitate the design and analysis of complex spintronic or hybrid spintronic–electronic circuits in a simulation environment that is familiar to most circuit designers.
    Solid-State Electronics 10/2010; 54(10):1135-1142. DOI:10.1016/j.sse.2010.05.038 · 1.51 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: We proposed the systematic tools, RAMSES-M and TAGS-M, for test and diagnosis algorithms evaluation and development, respectively. In addition to traditional memory fault models, the tools support the MRAM specific fault model, Write Disturbance Fault (WDF) and its specific test operation, Read-previous, which is proposed in this paper, too. The concept of Weighted Fault Coverage (WFC) is introduced and adopted by RAMSES-M. Several test and diagnosis algorithms generated by the proposed tool are compared with other conventional March algorithms. The results show that the proposed algorithms have better performance for testing and diagnosis.
    Proceedings of the Asian Test Symposium 11/2008; DOI:10.1109/ATS.2008.29

Full-text (2 Sources)

Available from
Aug 22, 2014