Article

An improved model for the slewing behavior of opamps

Dept. of Electr. Eng., Minnesota Univ., Minneapolis, MN
IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing 11/1995; DOI: 10.1109/82.471400
Source: IEEE Xplore

ABSTRACT A new time-domain model for the slewing behavior of two-stage
opamps is presented. This model includes the effects of the load
capacitance, compensation capacitance, device sizes and the nonlinear
behavior of the transistors during the slewing period. This model
improves on the commonly used constant current models and allows for
more predictable designs. The model shows good agreement with
simulations. Circuit design results using the traditional and new
improved models are presented

0 Bookmarks
 · 
61 Views
  • [Show abstract] [Hide abstract]
    ABSTRACT: A new settling-time-oriented design strategy for two-stage operational amplifiers with current-buffer Miller compensation is presented. The proposed approach defines a systematic procedure to optimize the amplifier time response, allowing the required speed performances to be achieved without both power wasting and blind efforts for time-consuming trial-and-error design processes. To demonstrate the effectiveness of the methodology, a design example in a commercial 0.35μm CMOS technology is presented. As shown by circuit and statistical simulations, the proposed strategy proves to be very useful to develop fast-settling operational amplifiers for typical discrete-time applications, such as switched-capacitor filters and ΣΔ analog-to-digital converters.
    Analog Integrated Circuits and Signal Processing 04/2009; 59(2):151-159. · 0.55 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: An accurate time-domain model for the settling behavior of folded-cascode operational amplifiers is presented. Using a velocity-saturation model for MOS transistors makes the proposed model suitable for nanoscale CMOS technologies. Both linear and nonlinear settling regimes and their combination are considered. Transistor-level HSPICE simulation results of a fully differential single-stage folded-cascode amplifier using BSIM4v3 models of a standard 90-nm CMOS process are presented to verify the accuracy of the proposed models.
    Circuits and Systems II: Express Briefs, IEEE Transactions on 06/2009; · 1.33 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Settling behavior of operational amplifiers (opamps) is important in many analog signal-processing applications. In this paper, the analysis of single-stage opamps based on settling time has been performed. A simple yet accurate model for the settling response of first-order opamps that modifies conventional models is proposed to revise the equations. The presented approach leads to a new simple settling-based design methodology for single-stage operational amplifiers. Circuit-level simulations demonstrate the effectiveness of the procedure.
    Analog Integrated Circuits and Signal Processing 01/2009; 58(2):153-160. · 0.55 Impact Factor

Full-text

View
1 Download
Available from