High resolution ADC system

HYPRES Inc., Elmsfrd, NY
IEEE Transactions on Applied Superconductivity (Impact Factor: 1.2). 07/1997; DOI: 10.1109/77.621783
Source: IEEE Xplore

ABSTRACT We have developed and verified experimentally a novel
high-resolution superconducting ADC architecture based on phase
modulation/demodulation principle and implemented in RSFQ logic. We have
demonstrated an ADC chip providing full implementation of this
architecture, including on-chip decimation filter and multiple-channel
synchronizer. We have also developed a digital ADC evaluation system
consisting of an interface electronics block converting the low-voltage
ADC output to standard TTL form at multi-MHz sampling rate, and a
computerized test station performing data acquisition, processing and
display in real time. Using this system we have demonstrated that for
low-frequency (kHz) signals our ADC chips possess linearity in excess of
16 bits with Spur-Free Dynamic Range over 108 dB, which is an important
benchmark for any high-resolution ADC technology

1 Bookmark
  • [Show abstract] [Hide abstract]
    ABSTRACT: We have proposed a multi-bit sigma-delta analog-to-digital converter (ADC) in which a modulator is composed of a single quantizer and multiple samplers based on the single-flux-quantum (SFQ) circuits. The quantizer converts analog signals to pulse-density-modulated signals, and the samplers sample the modulated SFQ pulses in every sampling clock. Use of multiple samplers based on delayed-flip-flops (DFFs) increases sampling frequencies virtually, resulting in a multi-bit sigma-delta modulator. We also designed a decimation filter by using the well-established Verilog tools for the SFQ circuits and the Matlab simulator. We prepared an ADC including 4 samplers and a second-order decimation filter with the decimation rate of 1:256 based on the Nb junction technology. We confirmed correct operation of this ADC at 56 GHz clock signals generated by an internal ring oscillator. We experimentally obtained the signal-to-noise ratio of 25 dB and spurious-free dynamic range of 37 dB at the bandwidth of 10 MHz from the upper 7 bits of the outputs of the decimation filter.
    IEEE Transactions on Applied Superconductivity 07/2005; · 1.20 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: The high-speed capability of superconductive electronics is being harnessed to develop a time-to-digital converter (TDC) with picosecond time resolution. We have designed and successfully tested prescaler circuits for improving TDC resolution first to 5 ps, and then below. These circuits are designed to act as a vernier for a superconductive TDC that counts clock periods using a binary counter. One prescaler circuit has already demonstrated 5 ps resolution at a clock frequency of 20 GHz
    IEEE Transactions on Applied Superconductivity 04/2001; · 1.20 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Recording transient physical phenomena such as short electromagnetic pulses requires a very wide-band digitizer. We have successfully designed, fabricated, and tested a superconductive flash digitizer circuit using Nb trilayer technology. The digitizer consists of a 6-bit flash analog-to-digital converter (ADC), a set of on-chip switches to start and stop data acquisition, and a bank of acquisition shift-registers for on-chip memory. A 5-MHz clock reads the data out to room-temperature electronics for analysis. We have used this digitizer to acquire multi-GHz sine waves. We have also recorded the details of short single pulses containing both a short rise time (~100 ps) and structure with greater than a 10 GHz instantaneous bandwidth
    IEEE Transactions on Applied Superconductivity 07/1999; · 1.20 Impact Factor