Article

Numerical simulation of the SPM penalty in a 10-Gb/s RZ-DPSK system

Bell Labs., Murray Hill, NJ, USA
IEEE Photonics Technology Letters (Impact Factor: 2.04). 12/2003; DOI:10.1109/LPT.2003.818664
Source: IEEE Xplore

ABSTRACT The impact of self-phase modulation-induced nonlinear phase noise in a 10-Gb/s return-to-zero differential phase-shift keying system is studied by numerical simulation. We show that the simple differential phase Q method based on the Gaussian approximation for the phase noise provides a relatively good estimate of the nonlinear penalty.

0 0
 · 
1 Bookmark
 · 
96 Views
  • [show abstract] [hide abstract]
    ABSTRACT: Using an alternative approach for evaluating the Bit-Error Rate (BER), we present a numerical and experimental investigation of the performance of phase-modulated optical communication systems in the presence of nonlinear phase noise and dispersion. The numerical method is based on the well known Karhunen-Lo;eve expansion combined with a linearization technique of the Nonlinear Schr odinger Equation (NLSE) to account for the nonlinear interaction between signal and noise. Our numerical results show a good agreement with experiments.
    Optics Express 04/2009; 17(5):3226-41. · 3.55 Impact Factor
  • Source
    [show abstract] [hide abstract]
    ABSTRACT: We describe a new method for quantitative evaluation of the quality of multilevel differential phase-shift-keyed (DxPSK) signals by using a differential phasor monitor. This method measures the phase deviation of the symbols in the differential phasor diagram and estimates the bit-error rate (BER) by using a simple relation based on the Q -factor defined for multilevel DxPSK signals. We demonstrate that the proposed method can accurately estimate the BER of differential quadrature PSK and 8-ary PSK signals.
    IEEE Photonics Technology Letters 10/2009; · 2.04 Impact Factor
  • Source
    [show abstract] [hide abstract]
    ABSTRACT: We develop a novel phasor monitor to obtain the constellation diagram from asynchronously sampled data measured by using the delay-detection technique. This phasor monitor consists of three parts; a phase-adjustment-free delay-interferometer, an optical front-end made of three photodetectors, and analog-to-digital (A/D) convertors, and a digital signal processor. We operate the A/D convertor at the sampling rate much slower than the symbol rate and acquire the data asynchronously. However, despite the use of such a slow and asynchronous sampling rate, we obtain the clear eye and constellation diagrams by utilizing the software-based synchronization technique based on a novel phased-reference detection algorithm. Thus, the proposed phasor monitor can be implemented without using high-speed A/D convertors and buffer memories, which have been the major obstacles for the cost-effective realization of the phasor monitor. For a demonstration, we realize the proposed phasor monitor by using an A/D converter operating at 9.77 MS/s and used it for the constellation monitoring and bit-error-rate (BER) estimation of 10.7-Gsymbol/s differential quadrature phase-shift keying (DQPSK) and differential 8-ary phase-shift keying (D8PSK) signals.
    Optics Express 10/2010; 18(21):21511-8. · 3.55 Impact Factor

Full-text (2 Sources)

View
28 Downloads
Available from
Dec 3, 2013