Article

Oxygen Ion Implantation Isolation Planar Process for AlGaN/GaN HEMTs

Nat. Chiao Tung Univ., Hsinchu
IEEE Electron Device Letters (Impact Factor: 3.02). 07/2007; DOI: 10.1109/LED.2007.896904
Source: IEEE Xplore

ABSTRACT A multienergy oxygen ion implantation process was demonstrated to be compatible with the processing of high- power microwave AlGaN/GaN high electron mobility transistors (HEMTs). HEMTs that are isolated by this process exhibited gate-lag- and drain-lag-free operation. A maximum output power density of 5.3 W/mm at Vgs = -4 V and Vds = 50 V and a maximum power added efficiency of 51.5% at Vgs = -4 V and Vds = 30 V at 3 GHz were demonstrated on HEMTs without field plates on sapphire substrate. This isolation process results in planar HEMTs, circumventing potential problems with enhanced gate leakage due to the gate contacting the 2-D electron gas at the mesa sidewall.

Full-text

Available from: Edward Yi-Chang, Sep 20, 2014
2 Followers
 · 
235 Views
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: We report the investigation of boron ion implantation as a device field isolation process for GaN metal-oxide-semiconductor field-effect transistors (MOSFETs) on AlGaN/GaN heterostructure. In the mesa isolation region of a bar-type MOSFET, a parasitic MOS-channel existed and widened the designed channel width, which would result in an overestimated mobility compared with a ring-type MOSFET. After boron ions implantation in the isolation region, the overestimation of field-effect mobility of bar-type MOSFETs was eliminated. The sub-threshold characteristics and on-state drain current of the bar-type MOSFETs coincide with the ring-type devices. Long-channel ring-type MOSFETs, with and without ion implantation, were fabricated on the recess region to evaluate the sub-threshold characteristics. The MOSFETs with boron ions implanted into the recess region showed a low drain current up to the gate bias of 10V. The result indicated that boron ion implantation prevented the formation of parasitic MOS-channel in the isolation region and achieved field isolation. The current–voltage characteristics of MOSFETs with the normal recess condition demonstrated no degradation of device performance after boron ions implanted into the isolation region. Boron ion implantation by further optimization can be a field isolation method for GaN MOSFETs.
    Semiconductor Science and Technology 03/2014; 29(5):055002. DOI:10.1088/0268-1242/29/5/055002 · 2.21 Impact Factor
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: We model the electrochemical etching rates of p-type GaAs after proton irradiation using a finite element simulation with input from Monte Carlo simulations of the recoil distribution together with defect to conductivity mapping of implantation isolation data taken from literature. The simulations will allow for the design of advanced microelectromechanical systems through proton beam writing and subsequent electrochemical etching using multiple ion fluences as the novel technique for three-dimensional microstructuring.
    Journal of Microelectromechanical Systems 03/2014; 23(4). DOI:10.1109/JMEMS.2014.2309178 · 1.92 Impact Factor
  • [Show abstract] [Hide abstract]
    ABSTRACT: This study investigates degradation of gallium nitride (GaN) high-electron mobility transistor (HEMT) noise performance after both dc and RF stress with forward gate current. The results are used to facilitate optimization of the robustness of GaN low-noise amplifiers (LNAs). It is shown that forward biasing the gate of a GaN HEMT results in permanent degradation of noise performance and gate current leakage, without affecting S-parameters and drain current characteristics. The limit of safe operation of the devices in this study is found to be between 10 and 20 mW dissipated in the gate diode for both dc and RF stress. We propose that degradation could be caused by excessive leakage through the mesa sidewalls at the edges of each gate finger. Circuit simulations may be used together with device robustness rating to optimize LNAs for maximum input power tolerance. Using a resistance in the gate biasing network of 10 , it is estimated that an LNA utilizing a device could withstand input power levels up to 33 dBm without degradation in noise performance.
    IEEE Transactions on Device and Materials Reliability 01/2014; 15(1):1-1. DOI:10.1109/TDMR.2014.2372474 · 1.54 Impact Factor