Article

Improved Ge Surface Passivation With Ultrathin SiOX Enabling High-Mobility Surface Channel pMOSFETs Featuring a HfSiO/WN Gate Stack

Microelectron. Res. Center, Univ. of Texas, Austin, TX
IEEE Electron Device Letters (Impact Factor: 2.79). 05/2007; DOI:10.1109/LED.2007.893274
Source: IEEE Xplore

ABSTRACT To realize high-mobility surface channel pMOSFETs on Ge, a 1.6-nm-thick SiOX passivation layer between the bulk Ge substrate and HfSiO gate dielectric was introduced. This approach provides a simple alternative to epitaxial Si deposition followed by selective oxidation and leads to one of the highest peak hole mobilities reported for unstrained surface channel pMOSFETs on Ge: 332 cm2 middotV-1middots-1 at 0.05 MV/cm-a 2times enhancement over the universal Si/SiO2 mobility. The devices show well-behaved output and transfer characteristics, an equivalent oxide thickness of 1.85 nm and an ION/IOFF ratio of 3times103 without detectable fast transient charging. The high hole mobility of these devices is attributed to adequate passivation of the Ge surface

0 0
 · 
0 Bookmarks
 · 
41 Views
  • [show abstract] [hide abstract]
    ABSTRACT: For the first time, we report high-kappa/metal-gate pMOSFETs fabricated on high-quality 200-mm germanium-on-insulator (GeOI) wafers obtained by the Ge enrichment technique. The highest mobility peak (200 cm<sup>2</sup>/V.s) and driving current (I<sub>ON</sub>= 115 muA/ mum at VG - V<sub>th</sub> = -0.8 V and V<sub>DS</sub> = -1.2 V, for L = 0.5 mum) have been demonstrated for GeOI HfO<sub>2</sub>/TiN pMOSFETs on Ge layers as thin as 50 nm. As compared to silicon-on-insulator control devices, 2times enhancement of peak mobility has been achieved. Due to temperature variation experiments and technology computer-aided design simulations, we have investigated the key physical phenomena responsible for the measured OFF currents (band-to-band tunneling at high V<sub>DS</sub> and generation-recombination via the Shockley-Read-Hall process at low V<sub>DS</sub>).
    IEEE Electron Device Letters 07/2008; · 2.79 Impact Factor
  • [show abstract] [hide abstract]
    ABSTRACT: High-kappa films are currently deposited on Ge substrates to compensate the mobility loss, as Ge offers higher mobility compared with that of silicon. This paper deals with the reliability characteristics of cerium oxide films grown by molecular beam deposition on n-type Ge (100) substrates. MOS capacitors with Pt gate electrodes were subjected to constant voltage stress conditions at accumulation. The correlation of the charge-trapping characteristics and the stress-induced leakage current (SILC) to the applied field is observed and analyzed. The results suggest that one major problem for the potential use of rare earth oxides in future MOS technology is the existence of relaxation effects. The cross-sectional value of the bulk oxide traps is on the order of 10<sup>-18</sup> cm<sup>2</sup> , thus indicating neutral defects. Direct comparison to reported results on high- kappa/Si and SiO<sub>2</sub>/Si structures shows that SILC properties are related to the quality of the dielectric layers; the semiconductor substrate is immaterial.
    IEEE Transactions on Electron Devices 04/2009; · 2.06 Impact Factor
  • Source
    [show abstract] [hide abstract]
    ABSTRACT: High-k/germanium (Ge) interfaces are significantly improved through a new interface engineering scheme of using both effective pregate surface GeO<sub>2</sub> passivation and postgate dielectric (postgate) treatment incorporating fluorine (F) into a high-k/Ge gate stack. Capacitance-voltage (C-V) characteristics are significantly improved with minimum density of interface states (D<sub>it</sub>) of 2 times 10<sup>11</sup> cm<sup>-2</sup> ldr eV<sup>-1</sup> for Ge MOS capacitors. A hole mobility up to 396 cm<sup>2</sup>/V ldr s is achieved for Ge p-metal-oxide-semiconductor field-effect transistors (pMOSFETs) with equivalent oxide thickness that is ~10 Aring and gate leakage current density that is less than 10<sup>-3</sup> A/cm<sup>2</sup> at V<sub>t</sub> plusmn 1 V. A high drain current of 37.8 muA/mum at V<sub>g</sub> - V<sub>t</sub> = V<sub>d</sub> = -1.2 V is presented for a channel length of 10 mum. The Ge MOSFET interface properties are further investigated using the variable-rise-and-fall-time charge-pumping method. Over three times D<sub>it</sub> reduction in both upper and lower halves of the Ge bandgap is observed with F incorporation, which is consistent with the observation that frequency-dependent flat voltage shift is much less for samples with F incorporation in the C-V characteristics of Ge MOS capacitors.
    IEEE Transactions on Electron Devices 07/2009; · 2.06 Impact Factor